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Abstract
A portable high speed digital electronic DRAM radiation detection system was 
designed and constructed at the University of Surrey. The electronics system was 
designed around a Fully Programmable Gate Array (FPGA) acting as the DRAM 
controller. The system was controlled by a Personal Computer (PC) which also 
acquired and stored the data. The system control software was developed using the C 
language and written at the University of Surrey. The system was designed for use 
with 4 different types of Dynamic Random Access Memoiy (DRAM) chips acting as 
detectors mounted on separate boards from the controller. This was so that the main 
electronics could be placed in a shielded area whilst the detector is exposed to a 
radiation field. This is especially important in neutron fields where activation of 
components can be a significant problem.
The radiation response of decapsulated 1 Mbit and 4 Mbit DRAMs to alpha particles 
was examined. There were six different devices in all, three 1 Mbit standard power 
devices, two 4 Mbit standard power devices and one 4 Mbit low power DRAM. These 
DRAMs were tested under different operating conditions of operating voltage, 
memory data pattern, cycle time and incident a-particle energy. Each DRAM was 
examined and their peak responses in terms of these factors was determined and 
compared to previous experiments with earlier DRAMs.
All six devices were found to show an increase in soft error rate (SER) when the 
operating voltage of the DRAM was decreased. This was in agreement with previous 
experiments. This continued until an optimum was reached, if the operating was 
decreased below the optimum then the SER of the devices would quickly fall to zero, 
which was an unexpected effect.
Two devices, the Hyundai 1 Mbit device and the Hitachi 4 Mbit ZIG-ZAG device 
exhibited a strong dependence on memoiy pattern with the Hyundai having no
response with a 0000 pattern and a peak SER with a 1111 pattern. The Hitachi device 
had it’s highest SER at 0000 and it’s lowest at 1111. The other devices all exhibited 
some pattern dependence but it was not as marked as in these two devices.
The devices all showed a lower SER for higher energy alpha particles (-5 MeV) with 
the SER increasing as the incident alpha particle energy decreased until a maximum 
SER was reached. As the incident energy was decreased further the SER would begin 
to fall again. This was also in agreement with previous DRAM experiments.
The highest SER of the DRAMs tested was that of the 4 Mbit low power DRAM 
(manufactured by Toshiba), which had an SER of 224.25 s'1, more than 25 times that 
of the next most sensitive device, the 1 Mbit Hyundai standar d power DRAM with a 
peak SER of 8.27 s'1. Unfortunately, due to an undetected fault in the low power 
header board the Toshiba device was not available to be used in the positron and 
neutron experiments.
The 1 Mbit standard power devices (as they were more sensitive than the 4 Mbit 
standard power devices) were taken to the MRC Cyclotron Unit in London to try and 
detect a variety of positron emitters (nC, lsO, 18F, 68Ge). Unfortunately these 
experiments were not successful and the 1 Mbit devices did not appear to have enough 
sensitivity to be able to detect any of these particles. The 1 Mbit devices were also 
taken and irradiated in a neutron beam from the CONSORT-II research reactor at 
Imperial College. The devices were irradiated both bare and coated with a thermal 
neutron to charged particle converter material. The converter used was 6LiF and was 
deposited directly onto the bare silicon die of the DRAM. In both cases thermal 
neutrons were detected by the DRAMs.
Further possible experiments with a larger range of low power DRAMs to investigate 
their apparently high SER rates are discussed, including further experiments with 
positrons and neutrons. The implications of further miniaturisation of the controller 
and header boards for remote inspection purposes are also discussed.
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Chapter 1: Introduction
Today nearly everybody uses a computer. This PhD thesis has been written on one. 
One of the fundamental components in a computer is it’s memory. The most used 
memory component in a modem personal computer (PC) is the Dynamic Random 
Access Memory (DRAM). DRAMs account for over 33% of total memory sales 
worldwide, the rest being taken up by Static RAMs (SRAM), PROMs, EEPROMs, 
UY-PROMs, Flash RAMs and other devices.
Dynamic RAMs are so called because they have a short data retention time (only a few 
milliseconds) [Sha97]. They must be periodically reminded of the data they contain 
through a process called refreshing. This continual refreshing is what gives Dynamic 
RAMs their name.
All electronic components malfunction from time to time. Often these are attributed to 
power fluctuations, voltage spikes and bad processing. The most serious type of 
malfunction for a DRAM (or any other type of memory) is corruption of the stored 
data. This can lead to hardware and/or software crashes and possibly the permanent 
loss of data. The are two categories of memory cell error, one is called the ‘hard error’ 
and the other is called the ‘soft error’.
A ‘hard error’ is characterised by permanent consistent fault in a memory component. 
In terms of the storage cell, it can mean that the cell is permanently stuck at logic ‘1* 
or ‘0’ regardless of the bit that is written to it. ‘Soft errors’ in terms of DRAM 
memory cells have been described as ‘random, non-recurring single bit errors in 
memory devices’ [May79]. This means that whatever the cause of the initial error, 
when the memory cell has been cleared it is free to be used as part of the memory array 
again. This can be done because after a soft error has occurred in a memory cell, the 
cell shows no greater probability of suffering a further soft error than any other part of 
the memory array.
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In 1979, researchers working for INTEL [May79] were investigating the causes of soft 
errors in 4 kbit DRAMs. After eliminating previously identified causes of soft errors 
such as ‘system noise’, ‘voltage spikes’, ‘sense amplifiers’ and ‘pattern sensitivity’ the 
DRAMs were still found to be suffering from soft errors. They reported that the new 
soft error mechanism was due to the ionisation of their memory cells by alpha particles 
emitted from the ceramic packaging encasing the silicon chip. DRAMs store their *1’ 
or ‘0 ’ data as charge on a capacitor. This capacitor has an extremely low capacitance 
of between 30 and 40 fF. The number of electrons used to store the charge is only a 
few hundred thousand. An alpha particle traversing the memory cell can cause 
sufficient ionisation for a previously uncharged capacitor to become charged. This 
effect will cause the memory state to flip and we have a soft error. The effect was then 
observed by engineers at IBM [Yan79] who reported the same effect in their 16 kbit 
DRAMs.
The possibility of radiation induced errors had first been investigated in 1968 by 
Wallmark [Wal62]. He postulated that in the future electronics being flown in high 
altitude aircraft or in earth orbiting satellites would eventually become charged by 
cosmic ray interactions. The effect was first observed in the anomalous triggering of 
JK flip-flops (a JK flip-flop is a type of storage register) in a communications satellite 
in 1975 [Bin75]. The next step was for device capacitances and voltages to fall even 
further so that less ionising particles such as alpha particle could induce errors. The 
problem of soft errors in DRAMs continued to plague the memory industry because 
pressures to produce faster, cheaper and more dense chips was forcing them to make 
memory cells smaller with less capacitance and so the problem of soft errors was 
worsening.
It was at this point when several workers [Cer80, Win83] looked at the problem of soft 
errors from a different angle. If DRAMs are so sensitive to alpha particle irradiation, 
could they use the number of soft errors produced as the basis for a radiation detector? 
DRAMs have a very densely packaged regular structure where the individual memory 
cells which are spaced about 10  pm apart, which could make them suitable as highly
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spatially resolved detectors. This led Cerofolini [Cer80] who worked in a high energy 
physics laboratory to think about using them in vertex detectors for high energy 
physics. Whereas Winters, who worked for the US Navy was more interested in a 
more general radiation counter or dosimeter. As well as charged particle detection, 
DRAMs were soon being tested as possible neutron detectors by the use of converter 
foils, which would absorb a neutron and promptly disintegrate by emitting an alpha 
particle that could be detected by the DRAM [Dav85, Lun86, Haq89].
In this work the suitability of 1 Mbit and 4 Mbit DRAMs for a variety of radiation 
detection applications has been assessed. These applications include the detection of 
positrons as the possible basis for the detection of labeled chemicals in biological cells 
and the detection of thermal neutrons through the use of converter materials as the 
basis for a neutron dosimeter.
For this purpose, a new DRAM electronic readout circuit has been designed with the 
express aim to make a DRAM detection system much more portable than recent other 
testers. This has been done through the construction of a dedicated 1 Mbit, 4 Mbit and 
16 Mbit DRAM based radiation detection system using programmable logic 
technology.
An introduction to DRAMs and how DRAMs have developed over the years is 
covered in Chapter 2. The different memory cell designs along with developments into 
new capacitor dielectric materials with regards as to how this will affect the soft error 
sensitivity of DRAMs are reviewed in Chapter 2.
A summary of the major interactions of y rays, light charged particles (electron and 
positron spectra) and heavy charged particles (protons, alpha particles and heavy ions) 
with matter and particularly in reference to silicon interactions is in Chapter 3. A 
review of radiation effects in DRAMs and particularly soft errors is included in Chapter 
3. The effect of various DRAM operating parameters such as operating voltage, cycle
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time, memory pattern and incident particle energy on the soft error rate (SER) of a 
DRAM are also reviewed.
The aim of this work after the design and construction of a new portable DRAM 
readout system was to judge the performance of 6 different DRAMs from 5 different 
manufacturers. These devices were compatible with the readout system and readily 
available ‘off the shelf’ from semiconductor suppliers, there were three 1 Mbit devices 
and three 4 Mbit devices. The devices were initially tested with a-particles and the 
most sensitive devices under various operating conditions were identified. This is 
important as the response of each DRAM type is particular to that device design. The 
1 Mbit devices were then also tested with positron sources at the MRC Cyclotron 
Unit, Hammersmith Hospital and then with neutrons at the Imperial College Reactor 
Centre in Ascot using the Consort-II reactor. The neutron work was done in 
collaboration with the Department of Nuclear Science and Technology (DNST) from 
the Royal Naval College in Greenwich. .
The design and construction of a dedicated portable DRAM based radiation detector 
system is covered in Chapter 4. The data readout system is based around a fully 
programmable gate array (FPGA) chip as the central controller. This has been a key 
factor in making the system portable in nature.
Other DRAM based radiation detection systems [Dav85, Lun86] have used either 
specialist semiconductor industry memory testers, which are usually large and bulky as 
they are used to test large volumes of production line chips in the factory, or dedicated 
systems which still rely on large items of equipment. This system was designed 
using the principal of a central controller box, which connects to a laptop or desktop 
PC via a ribbon cable and to a header board via another ribbon cable. The DRAM 
detector is situated on the header board. The idea of the DRAM being situated on a 
header board has been previously used to minimise radiation effects on the central 
control circuitry, which can be a particular problem when operating in neutron fields 
where the components can become activated [Dav85].
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The practical problems associated with the construction of a high speed (40 MHz) 
digital circuit board such as ringing and ground bounce, and how these problems were 
resolved are also discussed in Chapter 4.
On the completion of the readout circuit, the system was ready to be used to a 
radiation detector. The preparation of the DRAMs for use as detectors (decapsulation) 
is described in Chapter 5. The results from the a-testing of the 1 Mbit and 4 Mbit 
DRAMs, the (3+ and neutron results from the 1 Mbit devices are also presented in 
Chapter 5.
The success of the portable DRAM detector system and how simple design 
modifications could lead to further reductions in the size of the equipment to allow the 
DRAM header board to be used in smaller, more confined spaces is discussed in 
Chapter 6. Conclusions about the suitability of 1 Mbit and 4 Mbit standard power and 
4 Mbit low power devices as radiation detectors for as, (3s and neutrons, along with 
the possibilities for further work in these areas with low power devices in the 1 Mbit 
and 4 Mbit device families can also be found in Chapter 6.
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Chapter 2: Dynamic Random Access Memories.
2.1: Introduction.
Dynamic Random Access Memories (DRAMs) are considered to be the most vital 
component in digital electronics today. They form an essential part of the modem 
computer revolution. All modem personal computers (PCs) use DRAMs as their main 
memory. DRAMs are a subset of a wider group of components called ‘Semiconductor 
Memories’. Semiconductor memories can be placed into two groupings, volatile and 
non-volatile memories. Volatile memories only retain their data whilst they are supplied 
by power; as soon as the power is disconnected the data in the memory is lost. Non­
volatile memories retain their information even when their power supply is 
disconnected.
There are several types of non-volatile memories. There are read-only memories 
(ROMs) and programmable read-only memories (PROMS) where the data is 
permanently stored on the device and cannot be removed or replaced. There are also 
erasable and programmable read-only memories (EPROMs). EPROMs can be erased 
either by ultra-violet light (UVPROM) or electronically (EEPROMs). Volatile 
memories are characterised as Random Access Memories (RAMs). These can either be 
in a static mode (SRAM) where the information is stored by the means of setting up of 
a logic state in a bistable flip-flop, or in dynamic mode (DRAM) where the logic state 
is stored by the charge state of a storage capacitor.
2.2: Dynamic RAMs.
The first commercial DRAM was produced by INTEL, it was a 1 kbit device (holding 
1024 bits of data) using a 3 transistor storage cell using p-type silicon gate technology. 
The template for the 3-transistor memory cell is shown in Figure 2.1.
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DRAMs use charge levels on a storage capacitor to represent the '1' and 'O' levels used 
to represent binary values. The memory cells are called 'dynamic' because the storage 
capacitor suffers from charge leakage even when power is continuously applied. This 
makes DRAMs even more volatile than the strict definition of memory volatility 
mentioned before. The charge levels in a DRAM memory must be refreshed at periodic 
intervals so that the charge that has leaked away can be replenished. At these times of 
refresh the memory is not able to read or write data. This introduces quite complex 
timing into the operation of a DRAM. In spite of this complexity the DRAM is the 
most popular semiconductor memory. This is because is has a very low cost per bit of 
information stored and they also have the highest bit density per chip of all 
semiconductor memory so a large amount of memory can be fitted into a small space.
Precharge §
 • ---------
R S ( < f c )
D D
IN OUT
Figure 2.1: The 3-transistor DRAM memory cell.
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The basic template for all modem DRAMs is the one transistor (1-T) memory cell, 
which became standard for 4k DRAM in 1973 [Boo73]. Over the next 25 years there 
have been many advances in capacitor and peripheral circuit design but all modem 
DRAMs are still based on the 1-T design. See Figure 2.2.
ROW
STORAGE
CAPACITANCE
COLUMN
CAPACITANCE
COLUMN
Figure 2.2: The one transistor (1 -T) memory cell [Hod88].
The storage capacitor Ci is very small and it is constructed from a polysilicon plate, 
which sits over a thin oxide film with the semiconductor region under the oxide film 
acting as the other capacitor plate. See Figure 2.3.
V.w Vc
Figure 2.3: Layout of a planar polysilicon memory cell [Elm82].
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In this original IT cell, the substrate is grounded and 5V power is applied to the 
polysilicon top plate of the storage capacitor. The semiconductor region under the 
polysilicon plate serves as the other electrode. In NMOS technology, the p-type region 
is normally inverted by the 5V bias. So, a layer of electrons is formed at the surface of 
the semiconductor and a depleted region is created below the surface. To write a logic 
state *1 * into the cell, 5V is applied to the bit line as this is the state we wish to write 
into the cell and then simultaneously we apply another 5V pulse to the word line. The 
word line pulse turns on the access transistor and the source is at 5V due to the bit line 
pulse. The electrostatic potential of the channel beneath the access-transistor gate and 
the polysilicon plate of the storage capacitor will be at less than 5V because some 
voltage must be dropped across the thin gate oxide. Therefore, any electrons present in 
the inversion layer of the storage capacitor will flow to the lower potential region of 
the source; this causes the storage electrode to become the depletion region. When the 
word line pulse returns to OV, there is an empty potential well which is a stored binary 
*1*. To write a ‘0’ into the cell the bit line is taken to 0V and 5V is simultaneously 
applied to the word line. The access transistor has been switched on, electrons from 
the n+ source region (which is now at 0V potential due to the 0V applied to the bit 
line) have access to the empty potential well (which is at a lower potential than the 
source region). Electrons flow from the source region to fill the empty potential well 
which restores the inversion layer beneath the polysilicon plate. When the word line 
returns to 0V the inversion layer charge present on the storage capacitor is isolated 
beneath the storage gate which stored a binary ‘O’. It should be noted that a potential 
well which is empty of electrons (depletion) is representative of a binary *1 * whereas a 
filled potential well (inversion) represents a binary ‘O’.
2.3: The Refresh cvcle.
The reason dynamic RAM’s are so named is because the stored binary *1* condition 
where we have an empty potential well is not a condition of equilibrium as all the 
electrons which should occupy the inversion layer have been removed. Therefore any
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electrons generated within or nearby the depletion region (usually thermally generated) 
will move to fill the potential well and begin to re-create the inversion layer. So, over 
time the stored ‘I ’ will eventually become a stored ‘O’. This is the charge leakage, 
which makes DRAMs especially volatile. It is interesting to note that it is charge 
leakage into the depletion region of the capacitor that causes the problem rather than 
charge leakage out of the system. In this situation the memory cannot function 
properly as it is continuously losing the T ’ state information. Therefore, the charge 
levels in each memory cell must be periodically replenished in some way so that the 
data is not lost. The charge states of all the memory cells are determined and 
replenished during a process known as the refresh cycle. Each memory cell in the 
device must be refreshed before it has gained so much charge in the depletion region 
that its logic state has become indeterminate.
The successful operation of a refresh cycle depends on an extremely sensitive 
comparator called a sense amplifier, the design of the sense amplifier and bit lines 
which connect to it are very important in the design of DRAMs, as they become more 
and more densely packed and operate with smaller voltage tolerances. The sense 
amplifier is a high sensitive cross-coupled latch acting as a voltage comparator. The 
sense amplifier compares the voltage level in the memory cell to be refreshed with a 
reference voltage level to allow the sense amplifier to decide whether the memory cell 
holds logic ‘I* or ‘O’. The most common sensing scheme is using a differential sense 
amplifier using a full size dummy cell structure (see Figure 2.4).
This example in Figure 2.4 is a simple sense amplifier design from 1975 [Fos75]. In the 
initial state of the sense amplifier, the bit and bit lines are either shorted together or 
held at a common voltage level, at this time the reference voltage level is written into 
the dummy cell structures on either side of the sense amplifier. The dummy cells are 
identical to memory storage cells but are solely used for providing a reference charge 
level. The dummy cells are held at half charge. When the memory cell is selected, the 
data from that memory cell (the charge) is dumped onto one side of the sense amplifier. 
Charge from the dummy cell is dumped onto the other side of the sense amplifier. This
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causes a voltage differential to be set up the 2 nodes of the sense amplifier. Depending 
on whether the charge read out from the memory cell is more or less than the charge 
from the dummy cell determines whether a ‘I ’ or ‘O’ is written back to the memory 
cell.
Figure 2.4: DRAM differential sense amplifier with dummy cell [Fos75].
2.4: The scaling of semiconductor devices.
The first 4 kbit (4096 bits) DRAM was produced in 1973[Boo73]. In 1997 
semiconductor manufacturers are producing 1 Gbit (1,073,741,824 bits) DRAMs 
[Kag94]. This huge increase in capacity can be attributed to several things. Firstly, 
DRAMs are the main technology driver for the semiconductor industry, with many 
novel production techniques being developed specifically for DRAMs which are then 
later used in the production of other components. This is due to the fact that the 
DRAM memory cell is a fairly simple structure. Secondly, the explosion in the personal 
computer (PC) market has meant that there is a continuous need for more memory 
capacity at higher speeds. The DRAM production industry follows a trend known as 
‘Moore’s Law’ where the density of DRAMs approximately quadruples every 3 years 
[Ito90] as shown in Figure 2.5.
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Therefore, the scaling down of memory cell sizes to increase the memory density so 
that the cost per bit continues to fall is a very important process in DRAM 
manufacture. The next section looks at advances in DRAM design in the 1, 4 and 16 
Mbit generations of DRAMs. This section will concentrate on memory cell and bit 
line/sense amplifier design, as they are the critical components with respect to radiation 
effects in these devices.
MEMORY CAPACITY (bit)
Figure 2.5: Trends in Dynamic RAM development [Ito90].
2.5: Memory cell design.
The constant pressure to produce denser memory chips at a lower cost per bit has 
produced a constant evolution in the design of DRAM circuitry. A large amount of 
area on a DRAM chip is taken up by the memory cells, so constant redesign of 
memory cells in order that they take up much less surface area on the die are of great 
importance. In the 1, 4 and 16 Mbit device families there are 3 distinct memory cell 
design structures which are used. They are called the planar capacitor cell, the stacked 
capacitor cell and the trench capacitor cell. They are named after the capacitor design 
because just as the memory cell is a large fraction of the chip surface area, it is the 
capacitor that takes up a large fraction of the area of each memory cell. So, the major
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developments in DRAM memory cell design have been in the area of capacitor design 
whereas the design of the transistor has changed relatively little. When looking at 
different cell designs it is important to understand the basic criteria for a good memory 
cell design. These are set out in the equation that summarises basic cell design 
requirements [Lu89],
C V 8 A VVsen+AV ~ — -----  (2.1)
2 ( C , + C fl, )  2 d ( C 0 C BL)
where V ^  = the sensing signal,
AV = the leakage noise due to voltage mismatches,
Cs = the storage capacitance,
Cbl = the parasitic bit line capacitance,
Vs = the storage signal, 
e = the dielectric constant,
A = the capacitor storage area,
And d = the thickness of the capacitor insulator.
By looking at Equation 2.1 it can be seen that there are several parameters we can vary 
to try and improve the value of VSCI1. We can reduce the values of AV, C b l  and d. A 
lower AV means that there is less voltage mismatch noise, a lower C b l  means that 
there is a lower parasitic capacitance from the bit line which improves charge transfer 
and a lower d means there is a thinner capacitor insulator (this is similar to a parallel 
plate capacitor where the capacitance in inversely proportional to the value of d). So, 
some of the basic requirements for a good memory cell are as follows:
• Low leakage current 
® High noise immunity
• Low soft error rate (SER)
® Low parasitic effects for fast charge transfer
• Process simplicity.
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An important point to note is that although many of these techniques have been used in 
many DRAMs, the effect of scaling the memory cells to smaller and smaller sizes has 
kept the value of almost constant. These techniques have not been wasted though, 
as the current movement in the semiconductor industry is to go from a value of VS=5V 
to VS=3.3V has meant that cells must be far more efficiently designed to keep a 
constant value of V/ea.
2.6: Planar memory cell.
The planar cell design was used in all commercial DRAMs from 16 kbit and up to and 
including many 1 Mbit DRAMs.
It is called the planar memory cell because as shown in Figure 2.3, the storage 
capacitor has been placed adjacent to the access transistor, which makes the planar cell 
a two dimensional (2D) structure.
The equations, which describe the amount of charge stored in a ‘0 ‘and ‘1’ state of a 
DRAM capacitor, are as follows [Sha97],
a) The ‘0’ state,
Q(0) = Cm(yp- P l) - K lJi> (2.2)
Where Coi = oxide capacitance per unit area for the storage region,
Ki = bulk doping concentration,
Pi = the surface potential corresponding to a full charged well.
It must be noted that the binary ‘O’ state in a DRAM, Q (0), is described by a full 
charge well.
b) The T ’ state,
2 ( l )  =  C 01 ( V p - i J3 ) - i s : , A/ X  ( 2 - 3 )
Where P3 = the surface potential in the transfer gate region for a gate voltage of Vp.
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The signal charge, which is read by the sense amplifier, is the difference between these 
two charge states,
A(2 =
H3(l>
2(0)
dQ
1 1 /*pj
C0I(— +
P}t r l  \
C J K M d P (2.4)
Where Vti = the threshold voltage, 
Cd = dielectric capacitance.
If we wish to increase the amount of charge stored then the following options are 
available,
a) Increasing the oxide capacitance Coi by thinning the oxide in the storage gate 
region (this is similar to a parallel plate capacitor whose capacitance inversely 
proportional to the plate separation.
b) Reducing the threshold voltage Vti and reducing Pi by reducing the doping 
concentration and oxide thickness in the storage area.
c) Increasing P3 by thinning oxide in the transfer area.
d) Increasing the depletion capacitance Cd by increasing Ki the bulk doping 
concentration.
The first 3 methods have been used extensively in planar cells up to and including the 1 
Mbit generation. Method (d) has not been used because of a required increase in bulk 
doping concentration, Ki, which is in direct conflict with method (b) which, requires a 
decrease in the value of Ki. Used alone, these methods would have increased the value 
of AQ but with the scaling down of the capacitors to a smaller area, the effect has been 
for the value of AQ to stay more or less constant. Techniques such as the reduction of 
the value of d was the most successful and simple method for reducing capacitor size
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and hence, reducing memory cell size in 16 kbit to 1 Mbit designs. At the 1 Mbit level 
it was found that dunning the dielectric even more would be very difficult to 
manufacture reliably, so new cell designs had to be considered. This lead to the idea of 
3D cell structures rather than the traditional 2D planar design. The two 3D structures 
in use today are the trench capacitor cell and the stacked capacitor cell.
2 .7 : T h e  tre n c h  c a p a c ito r  cell.
The trench capacitor cell was first used in early 4 Mbit DRAM design [Sun83]. The 
appeal of the trench concept was the use of the third dimension. In planar designs the 
transistor and the capacitor were placed adjacent to each other in the same plane (they 
were both sitting on top of the bulk substrate. In the trench capacitor, the capacitor in 
placed in a trench, dug down into the substrate, see Figure 2.6. By sinking the 
capacitor down into the trench the capacitance of the cell can be increased without an 
increase in the surface area of the cell. After the trench has been dug into the substrate, 
the walls of the trench are lined with an insulator which acts as the capacitor dielectric, 
which is kept as thin as possible. The trench is then refilled with highly doped 
polysilicon that acts as one of the capacitor electrodes. The substrate then acts as the 
other electrode.
Signal storage charge
Figure 2.6: A simple trench structure (1-4 Mb DRAM) [Sun83].
There are some problems with the trench design; one is that there is a large amount of 
charge leakage from the potential wells. This mostly takes the form of leakage between 
adjacent cells and well as leakage from the substrate. If we take the non-equilibrium
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stored ‘1* state, in a planar cell thermally generated charge would act to refill the 
empty well necessitating a refresh cycle. In a trench capacitor the memory cells are 
now so close together that charge will leak from an adjacent cell that has a filled 
potential well. So, we now have a second process requiring a refresh cycle, the leaking 
of charge from a full potential well to an adjacent empty one. In later iterations of the 
trench design, steps have been taken to reduce these effects by altering the doping 
levels of the substrate and the capacitor structures to try and minimise charge leakage 
[Fur80, Fur84, Wed84]. There are many variants and modifications to the trench 
design and research continues on this structure, there have been trench capacitor 
designs investigated for the gigabit level DRAMs [Sak93]. As well as the trench 
capacitor structure, there is another 3D-memory cell structure that reduces the cell 
area by going in the opposite direction to the trench.
2 .8 : T h e  S ta c k e d  c a p a c ito r  s tru c tu re .
The stacked capacitor was developed for exactly the same reason as the trench 
capacitor structure. The memory cell area needed to be reduced to enable a higher 
packing density. However, the capacitance of the cell needed to be maintained. The 
stacked capacitor cell, as the name implies, allows cell size reduction by stacking the 
storage capacitor on top of the access transistor rather than digging a trench down into 
the silicon substrate. A cross-section through a simple stacked capacitor is shown in 
Figure 2.7.
WL
BL
Figure 2.7: A stacked capacitor DRAM memory cell [Tak85].
P o ly  1  s to rage  n o d e
P o ly  2  c e ll p la te
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The effective capacitance of the stacked capacitor cell is larger than a planar capacitor 
cell of similar size although you might expect them to be very similar. This is due to 
several effects such as increased surface area and also curvature and sidewall effects 
[Tak85]. These are demonstrated in Figure 2.8. The stacked capacitor structure along 
with the trench capacitor structure are to be found both in 4 Mbit and 16 Mbit 
DRAMs. However, for commercial 16 Mbit DRAMs up to the 64Mbit devices just 
recently available, the stacked capacitor cell has been the favoured memory cell design 
[Sha97]. This is because they are easy to fabricate, as they are a simple extension to 
planar memory cell techniques where layers are deposited on top of the transistor 
rather than digging a trench into the substrate. Another advantage is that they are less 
sensitive to leakage mechanisms between the memoiy cells than trench designs.
Stacked capacitors have been developed for the 64 Mbit generation [Ino89, Kag91], 
the 256 Mbit generation [Sug93, Kit93] and the 1 Gbit generation [Kag94j.
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2.9 New capacitor dielectric materials.
As well as the design of new memory cell structures, much development work has 
gone into the study of new materials for DRAM chips. The majority of this research is 
going into the development and characterisation of new dielectric materials for use in 
the storage capacitor. Newer materials with higher dielectric constants are needed so 
that the capacitance of the cells can stay high enough to allow reliable sensing despite 
the pressures of device scaling. This can be illustrated using the equation for the 
capacitance of a parallel plate capacitor.
C=M»4 (2.5)
d
Where C = Capacitance in Farads (F),
er = Relative permittivity of the dielectric,
e0 = Permittivity of free space (8.854 x 10'12 F m'1),
A = Area of the capacitor plates (m2), 
d = Distance between the plates (m).
Figure 2.10: A simple parallel plate capacitor.
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From Equation 2.5, you can see that any reductions in cell size will affect both A and 
d. the value of A will be especially affected by scaling as it is in essence a squared term 
(an area in m2). A reduction in the value of A will cause the value of C to decrease as 
well. This is a problem, as the value of C must be kept above the threshold level for the 
sense amplifiers to read as discussed earlier. As discussed earlier new cell designs can 
compensate for changes in A and d through the use of novel cell structures such as the 
trench capacitor and the stacked capacitor. However, as the scaling down of device 
size continues other methods to keep a high enough value of C must be explored. The 
only other factors in Equation 2.5 are the values of er and e0. Since 80 is a constant, the 
only remaining factor is 8r. The semiconductor industry has looked at materials with a 
higher relative permittivity. The materials that have looked most promising in this role 
have been thin film ferroelectric materials. There is a great deal of interest in materials 
such as lead zirconate titanate, with the chemical formula, Pb(Zrx Tii-x)03, better 
known as PZT for capacitor dielectrics [Kle92]. The compounds SrTi03 and (Sr,
Figure 2.11: Hystersis loop of PZT showing the variation in polarization between 
different compositions under an applied electric field [Kle92]
Although these materials have high values of 8r there are additional factors to be 
considered when using these materials and this is due to their ferromagnetic nature.
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The most important fact is that a ferromagnetic capacitor dielectric will be subject to 
hysteresis. The hysteresis loop will describe the behaviour of the dielectric at different 
voltages (See Figure 2.11). Numerous papers have been published describing the 
voltage characteristics of ferroelectric thin films for possible use in ultra large scale 
integration (ULSI) DRAMs of 256 Mbit and 1 Gbit capacity [Kle92, Car91, Say92].
From Figure 2.11 we can see how the polarization and therefore the capacitance varies 
with applied electric field for PZT thin films with various values of x, where x descibes 
the ratio of zirconium to titanium in the chemical equation for PZT which is,
Pb(Zrx Ti,_x)03 (2.6)
It is important to choose the correct value for x, which will give a capacitance high 
enough to allow the DRAM to operate even outside standard integrated circuit (IC) 
voltages of between 3-5 Volts. This has been achieved for PZT [Kle92] and is an 
important breakthrough as many DRAMs are now available in versions which operate 
at 3.3 Volts rather than at 5 Volts [Hit94].
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Chapter 3 : Interaction of radiation with
microelectronic circuits.
3 .1  In tro d u c tio n .
In Chapter 2, the various types of Dynamic Random Access Memories (DRAMs) were 
introduced and the various memory cell design types were described. In this chapter the 
various effects of radiation on such microelectronic circuits will be discussed.
The interaction of the 3 basic types of radiation, photons (gamma rays and x-rays), light 
charged particles (electrons and positrons) and heavy charged particles (protons, alpha 
particles, and heavy ions) with matter will now be discussed.
3 .2  P ho tons (v a n d  x-ravs).
There are many possible interactions that photons have with matter but the three most 
notable effects are those of photoelectric absorption, Compton scattering and pair 
production. These three processes are important as a large fraction or all of the initial 
photon energy is transferred to an electron or a positron. This is important when dealing 
with upsets in electronic circuits, as it is the number of earners generated by the impinging 
radiation, which governs the effect on the circuit. Firstly, we can look at photoelectric 
absorption.
3 .2 .1  P hotoe lec tric  ab so rp tio n .
In photoelectric absorption a photon undergoes an interaction with a bound electron of an 
absorber atom in which the photon is completely absorbed. The absorber atom then sheds 
the excess energy provided by the photon through the emission of a photoelectron from 
one of the bound shells of the atom. The energy of the photoelectron is given by the 
following equation,
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Ee —h v  — Eb (3.1)
where Ec = Energy of the photoelectron (eV), 
h = Planck’s constant (6.23 x 10‘34 Js'1), 
v = frequency of the photon (Hz) 
and Eb = Binding energy of the photoelectron in it’s shell (eV).
The photoelectric interaction is with the absorber atom as a whole and cannot take place 
with free electrons. When the photoelectron is emitted, the ionised atom is left behind 
because it now has a vacancy in one of its energy levels. The ionised absorber atom quickly 
fills the vacancy either through the capture of a free electron from the surrounding media or 
from a rearranging of the electrons in the energy shells of the atom. These processes will 
cause the emission of one or more characteristic x-rays. Alternatively, the excitation energy 
of the ionised atom may be transferred to one of the outer shell electrons causing it to be 
ejected from the atom. This type of electron is known as an Auger electron and is emitted 
with an energy given by the difference between the original excitation energy of the atom 
and the binding energy of the shell from which the electron was ejected. Auger electrons 
are generally emitted with energies of less than a few keV.
The photoelectric effect is the predominant mode of interaction for gamma rays of 
relatively low energy (up to 0.5 MeV). This is clearly shown in Figure 3.1, which also 
shows the relative strengths of Compton scattering and pair production at different energies 
and values of Z for the absorbing medium.
It can be seen from the diagram that the photoelectric effect is much more dominant at low 
energy and higher values of atomic number Z. There is no single simple analytical 
expression for the probability, X, of a photoelectric absorption taking place. However, there 
is an approximate expression for r,
Z"T = const x —rr (3.2)
E a'5
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where Z = atomic number of the absorber,
Eg = Energy of the incident gamma ray,
And n is a number, which varies between 4 and 5 depending on the gamma ray energy.
hv  in M e V
Figure 3.1: The relative importance of photoelectric absorption, Compton scattering and 
pair production where t ,  g  and k  are the probabilities of a photoelectric, Compton or pair
production event occurring [Eva55].
3 .2 .2  C om pton  S ca tte rin g .
Compton scattering takes place between an incident gamma ray and an electron in the 
absorbing material Unlike photoelectric absorption, Compton scattering can occur with an 
electron which is bound or free. It is the dominant reaction mechanism for gamma rays of 
between 0.5 MeV and 5 MeV. The important variables in Compton scattering are shown in 
Figure 3.2. The incoming gamma ray with incident energy hv interacts with an electron and 
is scattered through an angle 0, with respect to its initial direction. The photon also imparts 
some energy to the electron, which is assumed to be at rest and unbound, which is the 
assumption of the Klein-Nishina theory. The general case can be obtained by applying a 
Lorentz transformation to account for a moving electron. In real cases bound atomic 
electrons can be considered to be unbound if the binding energy is small compared to the 
incident photon energy. Most real situations fall within this category and so the Klein- 
Nishina case can be applied to a wide range of problems [Eva55].
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Recoil
Figure 3.2: Compton Scatter diagram.
Equation 3.3 below shows the relationship between the scattered photon energy and the 
initial photon energy and the scattering energy.
hv' = —  (3.3)
l+ft(l-cos0)moC
Where hv’ = the scattered photon energy, 
hv = the initial photon energy,
0 = the scattering angle of the photon, 
mo = the rest mass of the electron, 
and c = speed of light.
The probability that Compton scattering will occur in an atom of an absorber depends on 
the number of electrons that are available to scatter per atom. This lends itself to absorbers 
with a high atomic number Z, which have more electrons per atom to act as a possible 
scattering site. The angular distribution of the scattered gamma rays is predicted by the 
Klein-Nishina formula which describes the differential scattering cross section dc/dQ,
da ^ J  1 Yfl+cos20 v  ~2'’ ~ ~ a ' 2 A
—— =  Zrd  ----------------------
d a l + a(l-cos<9)
1+-
a (l-cos0):
(1+cos 0)[l+a (l-cos0)]
(3.4)
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where Z = atomic number of the absorber, 
r02 = the classical electron radius, 
a = hv/moc2, 
and 0 = the scattering angle of the photon.
The values of Equation 3.4 can be plotted on a polar diagram to show the number of 
photons scattered into a particular angle q, for a given incident energy. An example of one 
of these polar diagrams is shown in Figure 3.3.
Figure 3.3: Polar plot of the number of photons scattered into a unit solid angle at a 
scattering angle 0 at a variety of energies [Kno89].
This diagram shows that there is a tendency for the photons to forward scatter at high 
incident gamma energies, whereas at lower energies the angular scatter of the photons is 
much more even.
3 .2 .3  P a ir  P ro d u c tio n .
At still higher energies (>5 MeV) the phenomenon of pair production is also a significant
effect. In pair production an incoming photon interacts with an absorber to produce an
electron-positron pair. The law of conservation of energy allows pair production to take
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place with theoretical threshold energy for the incident photon of 1.022 MeV, which is the 
rest mass energy of an electron-positron pair (eV). The probability of the interaction 
occurring remains low until the gamma ray energy is at least several MeV.
In pair production, the high-energy photon interacts with the coulomb field of a nucleus, 
the gamma ray photon disappears and an electron-positron pair appears in its place. The 
excess energy above the rest mass energy of the eV pair (1.022 MeV) is shared between 
the electron and the positron as kinetic energy.
If the absorbing medium is thicker than the range of the positron produced, the positron 
will slow down in the medium until it annihilates with an electron to produce two gamma 
rays of 511 keV energy. These are emitted in opposite directions at 180 degrees to each 
other to conserve momentum as the annihilation of the electron and positron usually occurs 
at rest.
3 ,3  L ig h t C h a rg ed  partic les .
Light charged particles (electrons and positrons), like gamma rays, undergo interactions 
with an absorber material, which causes them to slow down and lose kinetic energy. These 
interactions usually take place with orbital electrons in atoms of the absorbing material, 
although electron-nucleus interactions can also take place.
Electrons follow quite a tortuous path through an absorber as shown in Figure 3.5. The 
deviations in the path of the electrons come from the electron-electron scattering in the 
absorber material
The large deviations, which occur quite often is caused by the two scattering particles have 
the same mass. If you consider the classical expression scattering of 2 equal masses in an 
inverse square law (Coulomb) field. The probability of the incident particle undegoing a 
large angle scatter is much more likely than for a case when the incident particle is much 
heavier than the particle it scatters from (scattering of an a-particle).
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A b s o r b i n g  m e d i u m
Figure 3.5: Tracks of monoenergetic electrons incident normally on an absorber.
When discussing the interaction of charged particles in an absorber, an often measured 
quantity is the linear stopping power, S. The linear stopping power of charged particles is 
defined as the differential energy loss, dE, for the particle within the absorber over a 
differential path length, dx. This gives the following expression,
which has a minus sign because S is a measure of the loss of the energy of the particle. The 
total value of S may be made up of several terms as there maybe several energy loss 
mechanisms. This leads us to a more general expression for the total linear stopping power
where n = is the number of energy loss mechanisms for the absorber.
In the case of light charged particles there are two predominant terms. The first of which is
(3.5)
dx
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the component of S** due to ionisation and excitation of absorber atoms. These reactions 
are often referred to as “collisional losses”. The expression that describes the value of Sc, 
the linear stopping power for a single absorber material due to collisional losses was first 
derived by Bethe,
s , = -
( d£ ' 
dx
■ 2k  e
7 c
2 / 2(1—j0 2) 
1
(3.7)
where N = number density of the absorber atoms per unit volume,
Z = atomic number of the absorber atom, 
v = velocity of the incident particle, 
e = charge of the primary particle, 
mo = electron rest mass,
I = average excitation and ionisation potential of the absorber, 
And |3 = v/c where c is the speed of light in vacuum.
Electrons can also lose their energy in an absorber through so-called “radiative losses” as 
well as through collisional losses. The radiative losses experienced by an electron take the 
form of bremsstralung (or braking) radiation. From classical theory (Maxwell’s Equations) 
any charge must radiate energy when it is accelerated. The deflections of an electron 
traversing an absorber cause changes in acceleration and so bremsstralung radiation is 
emitted. The value of Sr, the linear stopping power due to bremsstralung is described by the 
following expression,
S. = dE_
dx
N EZ(Z  + l)e
2  _ 4
Jr 137 m0c
41n- I E
mnc
4
2 3
(3.8)
It can be seen from Equation 3.8 that radiative processes have a greater effect at large 
incident electron energy, E and at high atomic number Z.
So, for these p^  interactions there are two terms in the total value of the stopping power
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giving the following expression,
d E ^
dx Jtot
d E \
v dx
+
Jc
f d E j
dx
(3.9)
A
To get a feel for the relative strengths of each of the two components in a particular 
absorber a ratio of the two components can be taken and. an approximation can be made, 
where E is in MeV,
(dE I dx)r _ EZ  
((dE!dx)c 700
(3.10)
For example if we consider a 2 MeV beta particle in silicon (Z=14) we get a value of 0.04 
which indicates that the collisional losses are dominant in silicon and other low Z materials.
3 .3 .1  R an g e  a n d  tra c k  length .
When studying how far* a charged particle travels in a medium, there are two distinctly 
different distance measurements to consider. One is the track length of the particle and 
the other is the range of the particle.
Absorbing medium
Figure 3.6: A single monoenergetic electron at normal incidence to a uniform medium. 
Consider a single electron travelling through an absorber of thickness T (See Fig 3.6). The
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electron will lose energy through collisional and radiative processes until it comes to rest at 
point P. So, the electron will follow a tortuous path indicated by line S. The total length of 
line S is defined as the track length of the particle in the absorber. The distance R into the 
absorber at which the electron has come to rest is the range in the absorbing material for 
that particular electron.
It can be seen that for an electron the track length is longer than the range. This is also the 
case for heavy charged particles such as alpha particles and other ions which do not 
undergo large angular deflections because they are much heavier than electrons and 
therefore scatter through much smaller angles. The track length although still longer than 
the range has a very similar value. The example in Figure 3.6 dealt with a single electron 
hitting a target. The result of several monoenergetic electrons was shown previously in 
Figure 3.5.
The diagram indicates that there is no definitive range for monoenergetic electrons due to 
the large angle scatters, which produce a whole range of penetration depths in the target. 
This can be illustrated more fully through the measurement of the transmission of 
monoenergetic electrons through a target. The equipment consists of a collimated beam of 
monoenergetic electrons with an initial intensity Io , an absorber of thickness t and an 
uncollimated detector, which provides a measurement of the transmitted intensity L An 
example transmission curve is shown in Figure 3.8.
E t
Source
Figure 3.8: Transmission curve for monoenergetic electrons. R« shown by the dotted line is
the extrapolated range [Kno89].
Figure 3.8 shows the ratio of the transmitted flux to the incident flux as a function of the
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absorber thickness, t. The number of transmitted electrons falls with increasing absorber 
thickness and tends to zero at large absorber thickness. The electrons with the greatest 
range are those which have undergone the fewest number of large angle scatters, which 
means that these are also the most energetic electrons at this depth.
The value of in Figure 3.8 is called the extrapolated range. The extrapolated range is a 
value that is often quoted in data tables. This value is obtained by taking the approximately 
linear portion of the transmission curve and extrapolating it down to zero transmission 
using a straight line (shown by the dotted line in Figure 3.8).
To a fair approximation, the product of the range of the electron with the density of the 
absorber is constant for different materials at the same incident electron energy. This can be 
seen in Figure 3.9, the product of the range times the density of the absorber is also known 
as the mass thickness and the units are usually quoted as grams per centimetre squared 
(g/cm2).
?r> M u V
Figure 3.9: Mass thickness against energy for silicon and sodium iodide [Kno89]. 
Figure 3.9 shows the value of the mass thickness against energy for silicon and sodium
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iodide. This shows the wide applicability of the mass thickness to different materials. Silicon 
is a lower Z (Z=14) crystalline semiconductor material whereas sodium iodide is a 
deliquescent ionic crystal with a low Z (Z=ll) and high Z (Z=53) component. The density 
of silicon is 2330 kg/m3 and sodium iodide is 3667 kg/m3. However, the diagram shows 
that despite these differences they have very similar range-energy plots.
3 .3 .2  B ack sca tte rin g .
When trying to detect electrons, especially in thin absorbers, there is another important 
effect to consider. We have already seen that electrons can undergo large angle scattering. 
An electron entering into an absorber can undergo a particular type of scatter so that the 
electron exits from either the surface through which it entered or through another surface. 
This phenomenon is known as backscattering. The most important point to note is that in 
backscattering the incident particle does not deposit ail it’s energy in the absorbing material. 
In terms of a detector this means that in energy responsive detectors we get incomplete 
charge collection. This leads to an incorrect energy reading for that particle in the detector, 
which leads to so-called ‘backscatter peaks’ which are at a different energy from the actual 
particle energy.
Figure 3.10: Backscattering from thick slabs of copper, aluminium and carbon where r\ is 
the fraction of normally incident electrons that are backscattered [Kno89].
In detectors with a threshold detection energy such as DRAMs, the amount of backscatter
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is important in how many incident particles are capable of causing an event in a detector 
element. However, for DRAMs this is not expected to be a significant effect as 
backscattering is strongest when the initial electron energy is low and the absorbing 
material has a high atomic number. Figure 3.10 shows the fraction of normally incident 
electrons, r|, that are backscattered from thick slabs of copper, aluminium and carbon.
It can be seen that the amount of backscatter is low (less than 0.1) for aluminium and 
carbon at electron energies ~ 1 MeV.
3 .4  H eav y  ch arg ed  p artic les.
Heavy charged particles such as alpha particles also interact primarily via the Coulomb 
force. This is usually through Coulomb interactions with orbital electrons, although 
reactions with atomic nuclei are also possible, such as Rutherford scattering, which actually 
led to the discovery of the nucleus.
When a heavy charged particle travels through a medium it interacts simultaneously with a 
large number of electrons. The electrons are subjected to an attractive force due to the 
positive charge on the ion. Due to the inverse square law, the electrons closest to the ion 
are subjected to the greatest attraction. Depending on the strength of the attraction, the 
electron can be affected in one of two ways. It can be raised into a higher energy level 
within the atom so that the atom becomes excited, or the electron can be completely 
removed from the atom so that it becomes ionised.
The energy that is given to the electrons is supplied by the charged particle, which therefore 
suffers a reduction in velocity (kinetic energy). From classical theory [Bur73] the maximum 
energy Q0 transferred to an electron from a heavy charged particle is,
2 o = ^  (3.1D
where mo=rest mass energy of the electron (MeV),
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E = Initial energy of the heavy charged particle (MeV),
M = rest mass energy of the heavy charged particle (MeV).
This is only a small fraction of the total energy (about 1/1800 of E) and so therefore a 
heavy charged particle must undergo a large number of interactions before it is stopped in 
the material.
The linear stopping power, S, for heavy charged particles taking into account quantum 
mechanics and relativistic effects gives rise to the Bethe-Bloch formula,
5 = _ r f £  =  t e V w z  
dx mQv
, 2mQv2 , r  v 2 i v 2"In 0 -In 1 ------T
/ c2_
(3.12)
where z = atomic number of the incident ion,
and the other variables are the same as those defined in Eq. 3.7
The value of S varies with particle energy. For non-relativistic particles, S varies with 1/v2 
or 1/E. A simple argument for this is that the slower the heavy charged particle is travelling, 
the greater the amount of force felt by a nearby electron and so there is a greater energy 
transfer. A plot of the value of S, for a heavy particle against the distance of penetration for 
the particle is known as a Bragg curve. A simple Bragg curve is shown in Figure 3.11.
Figure 3.11: Bragg curves for a single particle and a parallel beam of a-particles [Kno89]. 
Along a large portion of the track the value of the specific energy loss, S, increases as 1/E
41
as previously discussed and the falls to zero quite rapidly. The difference between the 
values for a single particle and those of a parallel pencil beam is due to the effect of 
straggling.
The concept of straggling arises from the statistical or stochastic nature of radiation 
interactions. As statistical processes govern the individual interactions in the absorber, a 
large number of monoenergetic particles will produce a spread in the energy distribution at 
any depth in the absorber. The width of the distribution at any given depth is known as the 
energy straggling.
Figures 3.12 and 3.13 show Bragg curves for alpha particles in Silicon at 5 MeV and 2 
MeV energy respectively. These curves were simulated using the TRIM (Transport of Ions 
in Matter)[Zie85] Monte Carlo computer code running on a PC.
5 MeV pencil beam clap articles in Silicon
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Figure 3.12: A 5 MeV parallel beam of a-particles in Silicon,
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Depth of Penetration (pin)
Figure 3.13: A 2 MeV parallel beam of a-particles in Silicon.
Alpha particles, unlike electrons are deflected only very slightly in an absorber and do not 
undergo large angular deflections in its path due to interactions with atomic electrons. This 
means that the range of an alpha particle is almost the same value as its track length. This 
produces a transmission curve quite different to that in Figure 3.8.
S Z
irr»Q  •Source
Figure 3.14: Transmission curve for monoenergetic a-particles [Kno89].
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In Figure 3.14 the effect of the more definite range of the alpha particles can be seen. The 
intensity of the as stays constant until the shortest track length is reached and then the 
number of transmitted particles falls rapidly to zero. The sharpness of the fall-off is 
dependent on the range straggling of the particles. Range straggling is simply the effect that 
the energy straggling has on the track length of the particles. For alpha particles this is 
usually a few percent.
For example, a TRIM simulation of 100,000 2 MeV a-particles in Silicon produced a mean 
range of 7.16 pm and a range straggling of 0.24 pm. This means that the range straggling 
in this case is ~ 3.4% of the mean range of 7.16 pm.
Looking at Figure 3.14 there are two values of range indicated that are often quoted when 
heavy charged particles are measured One is the mean range, Rm, which is the absorber 
thickness required to reduce the a-flux to 50% of Iq. The other is the extrapolated range, 
Re, as discussed previously.
The interactions between photons, light charged particles and heavy charged particles with 
an absorbing medium have been discussed We will now go onto discuss how radiation can 
affect Very Large Scale Integrated (VLSI) circuits and specifically their effects on Dynamic 
Random Access Memories (DRAMs).
3 .5  R ad ia tio n  effects in E lec tron ics.
Radiation effects in silicon circuits are most noticeable as two forms of error mechanism. 
These two mechanisms are known as ‘hard errors’ and ‘soft errors’. Hard errors are 
permanent failures in some or ail parts of the operation of a device. Hard errors are usually 
associated with physical failures in some part of the device, such as oxide breakdown. Soft 
errors with reference to memory cells are defined as ‘random, nonrecurring single bit 
errors in memory devices’ [May79]. They are defined as soft because the errors are not 
permanent and the affected bit will be completely recovered A bit that has recovered from 
a soft error shows no greater probability of being affected again than any other bit in the
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device.
Dynamic Random Access Memories (DRAMs) also suffer from soft errors. Many soft 
errors in DRAMs have been shown to be caused by factors such as system noise, voltage 
spikes, sense amplifiers or pattern sensitivity [May79]. They were thought to be the only 
soft error mechanisms for these devices. However, it had been predicted in 1962 [Wal62], 
that cosmic ray events would be a limiting factor in the miniaturisation of VLSI circuits. It 
was explained that cosmic ray events have important consequences. The large amounts of 
ionisation caused by a cosmic ray strike produces a large excess of electron hole (e-h) pairs 
in the device. These would decay with the normal lifetime of the minority carriers of the 
device. If this lifetime is longer than the minimum operating time of the device, then there 
will be a false signal or a soft error. This cosmic ray effect was first identified in an 
operating circuit in 1975 [Bin75]. Anomalous and unexpected triggering of digital circuits 
in a communications satellite were observed and the cause was finally identified as cosmic 
ray induced triggering of JK flip-flop circuits. The physical mechanism behind the error was 
the charging of the base-emitter capacitance of the transistors to the turn on voltage. The 
charging was produced by an excess of e-h pairs from a cosmic ray strike as predicted by 
Wallmark and Marcus [Wal62]. Soft errors in satellite memory chips from cosmic ray 
events were reported several years later [Pic78].
In 1979 a far more serious soft error mechanism was reported [May79]. May and Woods 
reported soft errors in 4k and 16k DRAMs, the important difference was that these errors 
were caused by alpha particles of around 5 MeV energy. This was important because 
previously reported radiation induced errors had been caused by cosmic rays with several 
hundred MeV of energy. These alpha particles seemed to be emanating from a source 
localised to the DRAM device itself. This was markedly different from the soft errors 
previously attributed to cosmic ray sources. It was discovered that the ceramic chip casing 
that housed the die was contaminated with trace levels of uranium and thorium. These were 
being emitted from the inner surface of the ceramic casing and were ionising the die causing 
enough e-h pair production in area of the storage nodes to cause soft errors. The cause of 
the contamination of the ceramic was traced to the Intel packaging facility at Green river, 
Colorado. Due to a huge rise demand for LSI chips in the mid 1970’s, a new ceramic
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packaging plant was built by Intel on the Green River site. Unfortunately, this was 
downstream from the tailings of an abandoned uranium mine. Therefore, the water used by 
the packaging plant was contaminated [Zie96].
IBM encountered a similar problem in 1986 with the ‘Hera problem’ [Zie96]. Again, the 
symptom was an increased number of soft fails in the memories when they were tested (the 
error rate was 20 times higher than normal). However, this problem only occurred at the 
US fabrication plant. Identical parts being manufactured in Europe showed no increased 
error rate. As the original Intel problem had been caused by contaminated packaging it was 
decided to study the packaging from both the US and Europe. When European chips were 
placed in US packaging the soft fail rate was that as measured in Europe. It was suggested 
that maybe the US chips were contaminated rather than the packaging. So, US chips were 
placed inside European packaging and the soft fail rate was that of the original US devices. 
This confirmed that the silicon itself from the US fabrication plant was contaminated in this 
case. The working name of these chips was ‘Hera’, so this incident came to be known as 
the ‘Hera problem’. After careful analysis of the equipment of the plant, traces of 
radioactivity were found inside several machines but it could not be determined whether the 
machines were the source or if the chips had contaminated them. A detailed study of the 
chips revealed that they were contaminated by only one radioactive element, Polonium-210 
(210Po). 210Po is part of the uranium decay chain with 12 other isotopes but analysis showed 
no trace of any of the isotopes above 210Po in the chain. This pointed to a man-made source 
of contamination rather than a natural source. This problem appeared intermittently for 2 
years starting in 1985 and finally disappeared in May 1987. The cause was eventually 
traced back to a single bottle of nitric acid used in processing the silicon, which was 
contaminated with 210Po. This was unexpected, as the 11 other bottles in the batch of 12 
were completely clean. The source of the contamination was traced back to the acid 
suppliers’ factory. It was found that a bottle-cleaning machine was responsible. The 
machine used a 210Po source to ionise an air jet, which was used to remove dust from inside 
the bottles after they had been washed. There was a failure in a seal in the machine so 
occasionally the 210Po source came into contact with the air jet and contaminated it. As this 
was an intermittent problem only a few bottles in a thousand were affected so only a small 
number in an order would be contaminated.
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3.6 The physics of Soft error generation.
3.6.1 Cell soft errors.
It has been shown how radioactive contamination of memory chips can lead to excessive 
(up to twenty times the maximum rate deemed acceptable by manufacturers) soft error 
rates being experienced. However, the exact mechanisms by which soft errors are caused 
by ionisation has not yet been discussed. The method by which soft errors are caused in a 
DRAM is shown in Figure 3.15, which shows the different stages in soft error production. 
Figure 3.15 shows a dynamic memory cell in both of its two possible configurations, a ‘O’ 
state and a T* state. The state is stored as presence or absence of charge on the storage 
capacitor (potential well). Note that the ‘0’ state is denoted by the potential well being filled 
with electrons (silicon is in inversion) and the ‘1’ state is denoted by the potential well 
being empty (silicon is in deep depletion). This is the opposite way around to what you 
might intuitively expect. An alpha particle is then introduced to the two states. An 
important figure to note is that it takes approximately 3.5 eV of energy to produce an 
electron-hole (e-h) pair in silicon [Sze81]. The alpha particle produces many electron hole 
pairs as it passes through the memory celL The e-h pairs then diffuse and drift under the 
action of the electric fields within the memory celL The electrons, which reach the depletion 
region, are swept into the potential well by the field and the holes are repelled into the 
substrate. In the ‘O’ state there is no change in the state of the cell as the potential well was 
already filled so extra electron collection does not affect the state of that memory cell 
However in the ‘1* state the electrons are collected into what was previously an empty 
potential well, if enough electrons are collected then the potential well becomes filled and 
the ‘ r  state has become a ‘O’ state, a soft error has occurred.
3.6.2 Bit line soft errors.
Figure 3.15 shows the physical mechanism for a memory cell soft error but they are not the 
only part of a DRAM that can suffer from radiation effects. The sense amplifiers (S A) and 
the bit lines (BL) are also susceptible to ionisation charge collection effects, which can lead 
to soft errors.
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Figure 3.15: Stages of soft eiror creation in a DRAM from a single a-particle [May79].
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When a memory cell is accessed for whatever reason, reading, writing or refreshing, the 
corresponding sense amplifiers and bit lines are activated. Sense amplifiers and bit lines both 
have a critical charge, Qbi, associated with them. As with the critical charge for a memory 
cell, Qcnt (Equation 3.15), the value of Qbi indicates how much charge is needed to 
distinguish between a T’ and a ‘O’. Sense amplifiers and bit lines have a lower critical 
charge then the memory cells in the same device.
The reasons for this can easily explained. Consider a memory cell that is being refreshed. 
From the input row address a particular sense amplifier is selected, from the input column 
address a specific memory cell attached to the bit line is selected. During the refresh, the 
charge in the memory cell is read out onto the bit line to the sense amplifier. The sense 
amplifier then compares this charge level with that stored in a dummy memory cell The 
dummy memory ceE is usually precharged to a half-fiill charge level The sense amplifier 
uses this reference charge level to decide whether the data provided by the memory 
represented a T or a ‘O’. When it has decided it writes back the result back over the bit 
line to the memory cell
Charge is lost during the transfer of charge to and from the memory cell over the bit lines to 
the sense amplifier. This is due to the parasitic capacitance of the bit line. To combat this, 
the sense amplifiers and bit lines need to have a greater charge sensitivity to take into 
account this signal degeneration. Consequently due to their lower critical charge, sense 
amplifiers and bit lines have a greater sensitivity to radiation induced soft errors than the 
memory cells.
An ionising particle strike on the bit line during the reading or writing of charge to the cell 
could deposit enough excess charge to exceed Qbi and cause a soft error through incorrect 
charge being delivered to the sense amplifier for comparison. Similarly a hit on the sense 
amplifier or the dummy cell could also cause a soft error due to an incorrect amount of 
charge being compared. Either extra charge could be deposited in the dummy cell or the bit 
line attached to it causing the reference charge level of the dummy cell to be read as higher 
than expected or the particle could strike the sense amplifier itself during sensing which 
could alter the result of the charge comparison by extra charge being dumped at either of
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the two sensing nodes.
Sense amplifiers and bit lines are only vulnerable when they are floating, which is when the 
cell is being accessed. At other times the sense amplifiers and bit lines are isolated and 
insensitive to radiation events. This is in contrast to the memory cells which can acquire 
charge which contribute to soft errors at all times during the memory’s operation. Another 
point to note is that memory cells can only suffer from one type of soft error; that is the T’ 
to ‘O’ soft error. The bit line and sense amplifiers can suffer both ‘I* to ‘0’ and ‘0’ to *1* 
soft errors. This is due to the fact that the sensing apparatus, which decides whether a 
memory cell contains a ‘1’ or a ‘0’ is disturbed, ft is possible to separate out cell errors 
from bit line errors by using a pertinent error pattern such as 0000 for a 4 bit memory 
which is only susceptible to bit line soft errors.
3.6.2 Charge collection.
The most important stage in SE creation is the charge collection phase. This is because the 
amount of charge that collects in the sensitive area will determine whether a soft error will 
occur or not. Charge can be collected in the sensitive area by 2 methods.
i) Direct ionisation of the sensitive area.
This is where e-h pairs are generated directly by the ionising particle within the sensitive 
area itself. The amount of charge generated can be calculated from using the Bethe-Bloch 
formula (Equation 3.12 for heavy charged particles, Equation 3.7 for electrons) and the fact 
that it takes 3.5 eV to create an e-h in Silicon.
ii) Transport of charge from outside the sensitive area.
Charges can move in and around the memory cell, so charges that were produced by 
ionisation outside the sensitive area can migrate into the memory cell This leads to 
enhanced charged collection above what is produced by direct ionisation. There are 3 
mechanisms, by which this can occur,
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a) Diffusion Current
b) Drift Current
c) Funnelling (Enhanced Drift effect)
Diffusion transport results from carrier concentration gradients within the device. As in 
other diffusion processes, electrons in a high concentration region will tend to diffuse into a 
lower concentration region in an attempt to reach equilibrium. Early attempts to model the 
charge collection from an alpha particle dealt with diffusion processes only [Kir79]. Real 
time experimental measurements of alpha particle induced charge showed that the diffusion 
collected charge decayed with a time constant of about 100 ns. However, these 
measurements also showed that there was a rapid initial collection of charge called 
‘prompt’ charge [McL82]. This prompt charge was attributed to the rapid drift collection 
of electrons deposited beneath the sensitive area.
Further experiments and simulations by Hsieh [Hsi81] highlighted another factor at work. 
This new mechanism was called ‘funnelling’. When an alpha particle strikes the depletion 
region, the movement of electrons and holes in the depletion region causes the depletion 
region to be distorted along the trail of ionisation left by the particle. This distortion of the 
depletion region is called a funnel (See Figure 3.16).
CoHnic ray ion track
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The funnel causes the effective collection depth for drift charges to be increased by up to a 
factor of 3 or 4. This in turn means that the amount of charge collected at the storage node 
will be several times higher than that expected from simple diffusion and drift effects alone. 
The size of this effect is depicted in Figure 3.17, which shows the enhanced charge 
collection from funnelling.
Figure 3.17: Charge collection over an array of memory circuit nodes with and without
funnelling [McL82].
3 .7  D R A M s as  ra d ia tio n  de tec to rs .
While the semiconductor industry was investigating the soft error phenomenon with the 
purpose of reducing or eliminating the effect, other people saw the possibility of using soft 
errors as a radiation detection mechanism. Several papers proposed how the soft error 
effect could be used to detect both charged particles [Win83, Cer80] and neutrons [Dav85, 
Lun86, Haq89, Dar94]. Charged particle detection takes place through counting the 
directly induced soft errors in the DRAM under irradiation. However, to detect neutrons a
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charged particle converter needs to be used. The converter works on the principle of using 
a material, which undergoes a (n,a) reaction. That is, the material absorbs neutrons, goes 
into an excited state and then emits an alpha particle when it de-excites. This alpha particle 
is the one that is detected by the soft errors in the DRAM. Two possible converter 
materials for thermal neutrons (0.025 eV) are the isotopes lithium-6 and boron-10. The 
(n,a) reactions for these two converters are shown below.
{ \Li+ln-> (3.13)
jfl+o'n -> )H e + ]L i (3.14)
These materials were chosen because of their high thermal neutron cross sections, 3837 
bams for boron-10 and 940 bams for lithium-6. These are also commercially available in a 
95% enriched form [Ald96]. Boron is a stable and reasonably unreactive element, which
can therefore be used in its elemental form as a converter. Lithium however is a highly
reactive element, which readily oxidises on contact with air and is usually stored under oiL 
Therefore, unreactive lithium compounds must be used as the basis for the converters.
3 .7 .1  O p e ra tin g  F a c to rs  affecting  D R A M  soft e r ro r  ra te .
DRAMs like many other types of radiation detector have many operating parameters, 
which can effect the detector’s performance. So a DRAMs SER performance under 
various operating conditions must be understood. The number of soft errors a device will 
suffer depends on the critical charge of the device, which can also be defined as the critical 
number of electrons produced, Ncot.
N  = =  lyi,-Vo)c.«« (3.15)
e e
where Vi = the voltage stored on the capacitor in the ‘I’ state (V), 
Vo = the voltage stored on the capacitor in the ‘0’ state (V),
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Cccii = the storage capacitance (F), 
e = the electronic charge (1.6 x 10'19 C), 
and Qcdt= the critical charge needed to be added to a storage capacitor for a stored ‘I* 
to be sensed as a stored ‘0’ (C).
.Eq 3.15 describes how different parameters effect the critical charge for a memory cell The 
bit lines and sense amplifiers also have their own critical charge Qbi (See section 3.6.2) 
which is governed by the same parameters. Many of the parameters that can alter the SER 
response of a DRAM have a direct bearing on one or more of the parameters in this 
equation.
i) Memory operating voltage
It can be seen from Eq 3.15 that the value of Qoit is proportional to the difference between 
the voltages that describe aT and ‘0’ state. Ignoring bit line losses these voltages are 
simply the supply voltages to the DRAM. DRAMs are powered through a Vcc pin of either 
5 or 3.3 V and a ground pin at 0V.
Voltage Vs SER for a 1 Mbit Siemens devce.
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Figure 3.18: Variation in SER with operating voltage at constant memory pattern and cycle
time.
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Ground is always left at OV, so a lowering of the operating voltage Vcc will cause a direct 
reduction in the value of Qcm through the decrease in the value of (vrvo). Increase in SER 
rate has been reported widely by other workers [May79, Yan79, Lun86] and this has been 
confirmed by my own work as shown in Figure 3.18 which shows the variation in SER 
with operating voltage for a 1 Mbit Siemens DRAM.
ii) Memory cell and peripheral circuit design
As discussed in chapter 2, DRAMs are constantly changing and evolving with each new 
device generation. Silicon based chips are becoming denser and faster to keep up with the 
rapid advances in the central processing unit (CPU) market which drives the design efforts 
for other system components. Another factor in this equation is the constant upgrading of 
computer resources to deal with new software packages. As an example we can look at the 
Microsoft Windows computer operating system. Version 3.1 would run in a satisfactory 
manner on a 486-based computer with 8 Mb of RAM. The latest version of this system, 
Windows 98, has a recommended computer specification of 32 Mb of RAM with a 233 
MHz Pentium processor.
SERagainst operatirg^ tagefcr all 1 Mat devices.
Operating \fc(tage(V)
Figure 3.19: Varying SER responses from 3 different 1 Mbit DRAMs at constant memory 
pattern, cycle time and irradiation conditions.
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This explosion in memory requirements has many different companies vying for a share of 
this market. They are all striving to produce the best possible yield at the lowest cost per bit 
that they can [Pen92], These constant design changes have a significant effect on the SER 
response of the DRAMs. Not only does the response change from generation to 
generation, but also the SER response of different manufacturers’ chips of the same 
generation can vary greatly. This can been seen in Figure 3.19 which shows the different 
SER responses of 1 Mbit DRAMs arranged as 256k x 4 bit words from 3 different 
manufacturers. This illustrates the great variability in the effect that radiation can have on 
different devices.
This variation means that chips from each manufacturer must be thoroughly tested so that 
it’s SER response can be deduced as there seems to be no simple empirical relationship 
governing how the chips will react.
iii) Cycle time
Another factor effecting the number of soft errors suffered by a DRAM is the so-called 
‘cycle time’. A cycle occurs whenever a storage cell is accessed, regardless of whether it is 
reading, writing or refreshing. During a cycle, the DRAM is susceptible to bit line soft 
errors as well as cell soft errors. Bit line errors can only occur during a cycle, therefore the 
frequency of the cycles will have an effect on the total SER. The cycle time is defined as the 
total time between successive accesses. The total SER can be described as follows,
|S£R| |SSR| mrm^ r+ \SER\ (3.16)
Where tc = cycle time (s),
tv = vulnerable time window in each cycle when data is floating (s),
ISERIX = soft error rate from circuit element x (s'1).
Memory cells are vulnerable at all times and therefore have a SER that is independent of 
the cycle time. However, as the bit line errors are effected by the cycle time we would
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expect to see some change in the total SER with changing cycle time. Plotting Eq 3.16 
produces the behaviour depicted in Fig 3.20.
Figure 3.20: Variation in total SER with memory cycle time [Car87].
This graph is plotted between two values of the cycle time, which enclose the stable 
operating region for the DRAM. The lower limit on the cycle time is governed by two 
parameters. The memory operation pulse width and the /RAS precharge time (70 ns 
minimum). The memory operation pulse width is the time that the memory takes to 
perform a single operation (read, write or refresh). Between any successive memory 
operations there is a finite time period which must elapse before the memory can be next 
operated, this is the *RAS precharge time. The timings for some of these parameters for a 
1 Mbit DRAM are shown in table 3.1.
Table 3.1: Memory timing parameters for a 1 Mbit (256k x 4 bit) Siemens DRAM [Sie95].
Memory Operation Time (ns)
Read cycle 130
Write cycle 130
*RAS only refresh 110
*CAS before RAS refresh 110
The upper limit on the cycle time is governed by the need to periodically refresh the 
memory. For a 1 Mbit device all 512 rows must be refreshed every 8 ms. If we were to 
spread these out evenly then a refresh must be performed every 16 |is to ensure proper 
device operation. So, the upper limit on the cycle time is 16 ps.
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i) Memory pattern
Another important effect on the SER is the memory pattern within the DRAM under test. 
The most common test structures for memory systems are the all ‘1’, the all ‘0’ and the 
alternating ‘1’ and ‘O’ or ‘checkerboard’ pattern [Coc94]. A memory cell is only sensitive 
to a T’->’0’ bit flip, so a memory pattern of all ‘1’ would show the effect of both bit lines 
and cells. An all ‘0’ pattern would show the effect of the bit lines only. In this work it has 
been discovered that some memory devices are strongly pattern dependent whereas others 
have a relatively stable SER response with memory pattern. Figs 3.21 and 3.22 show 1 
Mbit chips from Hyundai and Siemens respectively. The Hyundai chip shows a significant 
change in SER with memory pattern whereas the Siemens chip is shown to be relatively 
insensitive to the memory pattern. A fuller investigation of these pattern effects is discussed 
in chapter 5.
C a a  p a t t e r n  V s  S E R  ( h ty in d a i ) .
t r
LU
CO
0000  0001 0011 0111 1111 
C & t a R a t t e m
Figure 3.21: SER against memory pattern for a 1 Mbit Hyundai DRAM.
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S E R  a g a i n s t  d a t a  p a t t e r n  ( S i e m e n s ) .
OOOO 0001 0011 0111 1111
D ata p a tte rn
Figure 3.22: SER against memory pattern for a 1Mbit Siemens DRAM.
The effect of the bit lines and the cells on these results can be investigated by varying the 
cycle time of the system which is discussed in chapter 5.
ii) Temperature
Dynamic RAMs are designed to operate over a wide temperature range (0 °C to 70 °C) and 
stored over an even wider range (-55 °C to 125 °C) for a standard non-military specification 
device [Sie95]. The major effect that temperature has on the operation of DRAMs is 
concerned with the effect of extra charges being introduced into the system by thermal 
injection. As the temperature of the device rises, the number of thermally injected electrons 
will increase. The electrons will alter the time period over which charge will move in and 
out of the memory celL As the temperature rises the most significant effect would be that 
the time required between refreshes to enable reliable device operation would decrease due 
to a fester leakage of charge. It has been shown that there is only a noticeable effect on the 
SER rate at the refresh time limit (8 ms per 512 rows) and at shorter cycle times there is
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little SER variation with temperature [Pee80].
3 .7 .2  E ffects  o f ra d ia tio n  on S E R  ra te .
As well as the operating parameters of the DRAM, the conditions under which the 
radiation strikes the detector also has a significant effect on the response of the detector. In 
terms of a DRAM detector, three different variables have been identified. One is the initial 
energy of the particle and it’s associated stopping power. The second is the angle of 
incidence of the particle and the third is the position of the particle strike.
i) Incident Energy and LET
Figures 3.22 shows the variation in SER with incident a particle energy. It shows a 
relatively low SER at high and low energies with a peak at intermediate energies. This is 
quite a distinct peak (note the SER rate is on a logarithmic scale). This can be explained in 
terms of the Bragg peak in the stopping powers of the a particles. Alpha particles have a 
higher stopping power, S, near the end of their tracks. The position of this peak is well 
defined for a particular incident energy and absorbing material (See Figures 3.12 and 3.13 
for 2 MeV and 5 MeV a particles in silicon).
The depths of the sensitive regions of a DRAM are constant and so there will be an 
optimum energy that causes the most soft errors.
If a particle has too high an energy it will pass straight through the sensitive areas and 
deposit most of its energy in the bulk silicon. If the particle is a positron or an electron then 
there is an amount of backscattering possible from the bulk silicon.
At low energies the particle has such a short track length that it is not able to entirely 
penetrate the surface layers of oxide and passivation and cannot induce any errors. Between 
these two extremes there is an intermediate energy where maximum ionisation occurs with 
close proximity to the sensitive area, it is here where the greatest SER is produced.
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a
Figure 3.22a: Variation of SER with incident a particle energy [Car87].
ii) Angle of incidence
For a monoenergetic beam of particles, the angle of incidence can have a large effect on the 
SER of the DRAM under irradiation. This again has to do with the position of the Bragg 
peak of the particle. The position of the Bragg peak with energy has already been discussed 
and the marked changes can easily be seen in Figure 3.22a.
Figure 3.23: Track length required to reach the sensitive area for 2 different angles of
incidence.
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The movement of the Bragg peak with angle can be explained using simple geometry 
arguments. Consider a soft error sensitive region at a depth, X, into a bulk silicon substrate 
(See Fig 3.23). For a particle entering at normal incidence to the surface, it must only 
traverse a depth X of silicon before reaching the sensitive area. A particle entering at an 
angle 9 to the normal must travel a longer distance XL to the sensitive area.
Simple trigonometry can give us the value of XL in terms of 9 and X.
cos#
(3.17)
The important point to note is that Xl> X except at normal incidence where cos 0 = 1. So 
for all other angles the particle must travel a greater incidence to reach the sensitive area. 
As the Bragg peak occurs at a set track length in an absorber for a particular incident 
energy, the angular effect described by Eq 3.17 will cause it to move. As the angle 
increases, the Bragg peak will occur closer to the silicon substrate surface. If we consider a 
high energy a particle (which normally deposits most of its energy at a distance greater 
than the sensitive depth) and start to increase the angle 0 we get a line shown in Figure 
3.24.
Variation o f SER
a Variation with energy of alpha particle 
b Variation with angle of incidence
  <b -  0° parallel lo bit lines
   <p « 90" normal to bit lines
Figure 3.24: Variation of SER with incident a particle angle [Car87].
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iii) Position of particle strike
The position of the strike is closely related to the packing density of components on the 
semiconductor die. There is always some ‘dead’ or unutilised area on the die between the 
memory cells, bit lines and peripheral circuits. If a particle was to strike a dead area then we 
may get no soft error produced because not enough charge would be able to migrate to the 
sensitive areas. As memory devices are produced with an ever increasing packing density 
the dead area decreases. In theory this should produce a better SER due to the increased 
probability of hitting a sensitive area but the designs of bit lines and cells have been altered 
so that the effect from injected charge from the dead areas is minimised. This has arisen 
because the cells and bit lines are now so closely packed together that charge migrating 
from one cell or bit line can now travel far enough to induce SEUs in neighbouring cells 
and bit lines [Sha97]. This is especially a problem for trench capacitor based devices, which 
have a tendency to leak from trench to trench unless they are isolated by charge barriers. 
This charge isolation will also help to stop radiation induced charge from reaching the 
sensitive areas of the device.
Figure 3.25: Cross section of a CMOS inverter showing focussed laser beam and ionising
particle tracks [Ric87].
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The radiation sensitivity of each particular circuit element is a difficult quantity to measure. 
Studies have been performed where large areas of a device have been masked, [Car86] 
such as masking the bit lines and cells from the sense amplifiers. It is very difficult to probe 
memory cells and bit lines with a standard accelerated test setup of a standard laboratory 
radiation source. Another option investigated was the use of laser (photon induced e-h 
pairs) induced charge to simulate SEUs [Buc87, Ric87j. These techniques use a pulsed 
pico second Nd: YAG laser to produce bursts of e-h pairs in an analogous was to a charged 
particle strike. There are two problems with this method of simulating soft errors. The first 
is that the spot size of even a tightly focussed laser beam (~1 pm) is still much larger than 
the size of a single charged particle (-10 fin), this is indicated in Figure 3.25. The other 
problem with this technique is that the LET of the laser beam falls exponentially with 
distance into the structure. So, we do not therefore get any Bragg peak related effects 
which have already been described as key to several DRAM operating parameters.
Another approach has been to use accelerator based ion beams to produce SEUs [Tak95, 
Met94, Doy92]. These ion beams produce monoenergetic ions, which do show a normal 
Bragg peak when slowing down in the absorber. The accelerators still have the problem of 
a micron scale focal spot size but as with lasers, the beam can be tuned and pulsed to 
produce varying bursts of irradiation.
Both these methods can be used to investigate the SEU sensitivity of individual memory 
elements (cells, bit lines, sense amplifiers) and these have been used to produce interesting 
results. Using the ion beam method it has been shown that the control circuitry of CMOS 
DRAMs has an enhanced SEU sensitivity [Gep91] and that minority carriers are collected 
over the area of 6 |im in a 16 Mbit DRAM [Tak95]. Lasers have primarily been used to 
investigate the relationships between LET, upset threshold and differential cross section for 
upset [Buc90, Buc94, Ric87]. These techniques have primarily been used to study SRAMs 
and DRAMs in a high energy, heavy ion environment. This is due to the fact that the 
majority of soft error research is involved in the study of space radiation effects. In a space 
radiation environment ICs are subjected to heavy ions and cosmic rays with energies of 
hundreds of Mev. This has led to the use of heavy ion accelerators with beams such as 40Ar 
(1.4 MeV/nucleon) [Met94] and 400-800 MeV protons [Nor94]. Table 3.2, a portion of
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the table compiled by R. Harboe-Sorensen [Har94] lists some ion types and energies used 
to investigate space and upper atmosphere SEUs.
Table 3.2: Test facilities and particle data for two high energy SEU testing facilities
[Har94].
Test Facility Ion Energy
MeV/NucIeon
LET in Si 
MeV/(mg/cm2)
Range in Si 
fim
GANIL, Caen, 
France. 
Cyclotron. 
10-100 MeV/n
129Xe 5.9 58.0 66
129Xe 40.7 31.0 620
40Ar 11.6 8.7 160
16o 60.0 0.6 4000
AEA, Harwell, 
England. 
Tandem Van der 
Graf.
7 MeV
35C1 1.3 18.5 12
35C1 1.3 18.5 12
l6o 2.2 5.4 23
12c 2.9 2.9 39
VLi 1.0 1.4 17
The focus on high energy SEUs has meant that there is relatively little new information 
which has been gathered on soft errors occurring from particles of a relatively low energy 
(up to 5 MeV). To investigate the effects of these particles a DRAM test system has been 
built at the University of Surrey.
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Chapter 4 : D igital Electronic Design of D R A M  
readout system.
4 .1  In tro d u ctio n .
Dynamic Random Access Memories (DRAMs) store data as the presence or absence of 
charge on storage capacitors. DRAMs are designed for use in digital computer systems. 
DRAMs are operated by a complex set of ‘1’ and ‘0’ pulses from an operating circuit. 
Figure 4.1 shows the pinout diagram of a standard 1 Mbit (256k x 4 bit) DRAM.
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Figure 4.1: Pin diagram of a 1 Mbit Fujitsu DRAM in a 20-pin DIP package [Fuj91].
You can see from Figure 4.1 that apart from the two power pins (VCC and GND) and the 
not connected (NC) pin, all the others are used in controlling the DRAM. The 17 used pins 
are in 3 distinct categories. There are 4 control pins, the row address strobe (/RAS), the 
column address strobe (/CAS), the output enable (/OE) and the write enable (/WE). There 
are 9 address pins, A8 - AO and 4 data pins VOi -1/04. The forward slash, /, before certain 
signals, e.g. /RAS is a standard notation to describe a signal which is ‘active low’. Digital 
systems can be triggered in two distinct ways. On the rising edge of a control pulse (going 
from 0V to 5V), which is known as an ‘active high’ pulse. The second is for the logic to be
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triggered by the falling edge of the pulse (going from 5V to OV), which is called an ‘active 
low’ pulse.
The 4 control signals are common to all DRAMs whatever their internal arrangement but 
the number of VO pins and address pins is dependent on the DRAM in question. There are 
4 VO pins in Figure 4.1 as this particular DRAM stores it’s data as words that are 4 bits 
long (0000, 1010, 1111). There are a wide variety of data widths in DRAMs, widths of 1 
bit to 32 bits being available [Hit94].
4 .2  D R A M  ad d ress in g .
The number of address pins required by the DRAM can be calculated from the size of the 
memory array and the data width. The DRAM in Figure 4.1 is a 1 Megabit (1 Mbit) 
DRAM. That means it can store 1048576 ‘1’ or ‘0’ memory states. This particular memory 
performs this task by storing it as 256k (262144) locations of 4 bits each. The number of 
locations multiplied by the data width equals the number of storage bits available. So 
262144 x 4 = 1048576 data bits. Each of the 256k memory locations has a distinct address; 
the memory locations are accessed through the logic values placed on the address pins. A 
DRAMs memory locations are stored in a 2N x 2M matrix as shown in Figure 4.2.
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Figure 4.2: Layout of a DRAM memory array.
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DRAMs use what is called a multiplexed addressing system. Instead of using one binary 
number to describe the particular memory address you want, it uses two shorter numbers 
one after the other. This was originally introduced to reduce the number of pins used to 
access the memory as the rapid increase in device capacity was causing the number of 
address pins to grow out of control. To access a memory in a DRAM you first supply it 
with a row address, which is fed into the row decoder (See Figure 4.2). Then a column 
address is supplied to the column decoder and the cell is accessed. The memory array has 
the same number of rows and columns so the number of address pins can be easily 
calculated from the following formula,
p logl0B - l o g , (41) 
21og10 2
Where B = The total number of memory bits,
W = The width of the I/O port,
And P = The number of address pins required.
So, for a 16 Mbit (16777216 bits) memory arranged as 4 Mbit by 4 bits wide we have 
B=16777216 and W=4. This gives a value for P as 11. This is what we find for 
commercially available 16 Mbit DRAMs [Hit94].
4 3  T h e  re a d  cvcle.
The states of the 4 control signals, /RAS, /CAS, /OE and /WE determine what operation 
the DRAM performs. The 3 basic functions of a DRAM are read, write and refresh. There 
are several types of these basic functions, which will be discussed later. A simple way of 
depicting the behaviour of a digital component is through a timing diagram. A timing 
diagram shows how each signal in the system must behave for a certain operation to be 
performed. A very simplified timing diagram for a read cycle in a DRAM is shown in 
Figure 4.3. In the simplified read cycle shown; the following steps are performed.
i) A valid row address is presented to the address pins.
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ii) The row address is latched by the falling edge of /RAS.
iii) A valid column address is presented to the address pins.
iv) The column address is latched by the falling edge of /CAS.
v) The output enable /OE must go to low.
vi) Valid data is now available to be read out.
vii) All control signals return to their default high state.
viii) End of cycle.
Figure 4.3: Simplified read cycle timing diagram.
The transition from ‘1’ to ‘O’ of the /OE pulse simply shows where the value of /OE must 
be zero. The fact that the value of /OE before that point is a don’t care situation, the value 
of/OE can be set to zero at any point along the don’t care region and a valid read cycle will 
still occur. The convenience of don’t care states on the /OE, /WE and address pins gives 
system designers a lot of flexibility in the design of their systems. There are also don’t care 
states I n /RAS and /CAS but these are much less common as most DRAM operations are
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4 .4  T h e  ‘early* an d  ‘delayed* w rite  cycles.
In a write cycle, the timing of the write enable, /WE, signal produces two distinct write 
operations. If /WE goes low before /CAS goes low we have what is called an ‘early write 
cycle’. If /WE goes low after /CAS goes low then we have a ‘delayed write cycle’. The 
total cycle time in both cases is the same and the difference between them is the point 
within the cycle when data input to the DRAM will be accepted. The subtle difference 
between these cycles is that the /WE signal goes low much earlier in the cycle in an ‘early 
write cycle (See Figure 4.4) than in the ‘delayed write cycle’ (See Figure 4.5).
triggered by either/RAS or/CAS transitions.
DESCRIPTION
A write cycle tt simitar to aread cycle except WE i* set to a Low state and OE'» a H’ or *L" signal. A write cydo can bo mpt*- 
menled Vi either of tvoe ways - earty write,"5? write (delayed write), or read-modify-writa. During el write cycle*. timing parame­
ter* tftWU tCWL and tRAL must be *atr*«ed Vi tie eariy write eycte thown above tWCS satisfied. data on #ie DO pin is lathed with 
t f w  WKng edge ot J 3 S  and written Vito memory.
Figure 4.4: The ‘early’ write cycle timing diagram [Fuj91].
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Figure 4.5: The ‘delayed’ write cycle timing diagram [Fuj91].
4 .5  R efre sh  cycles.
There are also 2 refresh cycles commonly used in DRAMs. One is the /RAS only refresh 
cycle shown in Figure 4.6, the other is the /CAS before /RAS (CBR) refresh cycle shown in 
Figure 4.7. The difference between them is that in the /RAS only refresh cycle, the address 
of the row to be refreshed is externally supplied using the DRAM address pins. The CBR 
cycle uses an internal address generator to generate the required row address.
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Figure 12. RAB-Onty Refresh Cycle (Wf ■ ra “H" or “V.")
DESCRIPTION
Refresh of RAM memory cels It accomplished by performing arud, a write. orsraad-modty-writecyd* at *»ch of 512 row addresses rvsay 
9.2-mlRltacondt. Three refresh mode* are available: RAS-oofy refresh. CAS-bo fore-HAS refresh, and hidden refresh.
RAS-only refresh is performed by keeping HAS Low and CAS High throughout the cycle. the row address to be refreshed is latched on the 
falling edge of RAS. During SSS-only refresh, Oocrr ptn is kept in a higfwmpedance itata.
Figure 4.6: /RAS only refresh cycle timing diagram [Fuj91].
The /RAS only refresh cycle is very simple (Figure 4.6). A refresh address must be applied 
to the pins of the DRAM and the /RAS strobes low. /RAS must stay low long enough 
(tcRp) for the DRAM to realise that /CAS is not going to be activated (indicating either a 
read or write operation). This activates the refresh circuitry, which uses the externally 
applied address to select the row to be refreshed. When /RAS goes high the cycle ends and 
the DRAM is ready to receive another command.
Figure 13. CAS-befora-RAS Refresh Cycle (Addresses ■ WE ■ 0€ * “H" or “L”)
DESCRIPTION
CASTxjfore-flX3 refresh ia an on-chip refresh capability that eliminates teo need for external relroih addresses, if CAS <* held Low lor tie 
specified to tip time (ton) before RAS goes Low, te on-chip refresh control dock generators and refresh address counter ate enabled. An 
internal refresh operation autematfcafy occurs and the refresh address counter is internally incremented in preparation for tha next 
CAS-bo fore-RAS refresh operation.
Figure 4.7: /CAS before /RAS (CBR) refresh cycle timing diagram [Fuj91].
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In a CBR cycle, the /CAS signal strobes low first (Figure 4.7). This is the only DRAM 
operation that starts in this way (all others start with /RAS low first). The strobing of /CAS 
low initialises the internal refresh counter. When /RAS goes low the CBR cycle carries on 
in exactly the same way as a /RAS only cycle.
These two refresh cycles have both advantages and disadvantages, the CBR cycle saves the 
user from supplying refresh addresses themselves but have no control of order of the 
refreshing. The /RAS only cycle needs external addresses to be supplied but the user has 
full control of what rows are refreshed and in what order.
There are more complex DRAM operations such as the ‘read-modify-write’ cycle and fast 
page mode operations. The read-modify write-cycle allows the reading and writing of a 
single memory cell to occur in one cycle rather than through a separate read and write 
operation. Fast page mode allows a large number of cells on a single row to be accessed 
sequentially in one operation. When a row address has been selected it allows multiple 
accesses to columns on that row. This type of access has special applications in video 
memories where large arrays of data are needed to store image information.
4 .6  Soft e r ro r  detection.
It is known that soft errors manifest themselves as single or multiple bit upsets in DRAMs. 
This means that the original data pattern written to the memory will have been altered by 
the ionising radiation. What information must a DRAM detection system record to get a 
full record of the soft error event?
To determine whether a soft error has occurred, the original contents of the memory cells 
at every address must be known. If we know the data pattern at every address the contents 
of the cells during irradiation can be compared to the known template. If the two patterns 
do not agree we have a soft error. Each soft error will occur at a unique location, which is 
distinguished by its memory address. Therefore the memory address of each soft error must 
also be recorded.
79
4 .6 .1  D R A M  o p e r a t io n s  r e q u i r e d .
A flow diagram showing the basic steps needed to operate a DRAM detection system is 
shown in Figure 4.8. All DRAMs need to undergo an initialisation cycle before normal 
device operation can be achieved. The initialisation cycle is identical for all DRAMs, as they 
have to conform to an agreed international standard. The initialisation is a pause of at least 
200 ms after device power-up followed by 8 refresh cycles of any type (/RAS only or 
CBR). The DRAM is now ready for operation. Firstly the known data pattern (set by the 
user) is written into all the memory cells. When that is complete the monitoring of the 
system is ready to begin. The DRAM memory cells are individually checked. The memory 
cell is read out and it’s data pattern analysed. If the patterns do not match there has been a 
soft error. The data pattern and the address at which it occurred are recorded. The original 
data pattern is then written back into the memory cell and the system proceeds onto the 
next memory cell DRAMs have to be refreshed periodically (at least one refresh every 16 
jits), so the read-analyse-write system checks to see if one is needed at the end of each read- 
analyse-write cycle. If so, the system will be interrupted so that a refresh can take place. 
Once the refresh has been completed then the read-analyse-write system can continue.
Figure 4.8: Flow diagram of an operating cycle of a DRAM detector system.
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In practice, performing the functions detailed above requires a fairly complex digital control 
system. The DRAM in Figure 4.1 has 17 pins, all of which are needed to operate a DRAM 
soft error detection system. All of these pins must have the correct value at the correct 
point in time so that the DRAM operates correctly and that no timing violations occur. A 
way must be found for an electronic circuit to generate the correct control signals at the 
appropriate time. Previous DRAM soft error monitoring systems have used two main 
approaches. Several groups have used large industrial memory testers capable of testing 
hundreds of chips simultaneously [Sha94, Dav85, Har94]. These can occupy a sizeable 
portion of a room and can be very expensive (£ 1/4 million). The other approach has been 
to construct purpose built memory testers based on single board computers using either the 
Motorola 68000 microprocessor [Win83, Haq89] or the Z80 microprocessor [Dar93, 
Har94] connected to a computer which records and stores the data. They have the 
advantage of being small (only 2 circuit boards), relatively cheap, portable and low power. 
Their disadvantage is that they are purpose built radiation detector boards and cannot be 
easily configured for other types of testing.
For this project it was decided on the basis of cost and size to use the second approach and 
construct a purpose built memory tester. This decision was based on cost and more 
importantly portability grounds. A system was needed that could be easily transported and 
used in different applications in a variety of locations.
Figure 4.9: Previous ‘in-house’ DRAM test systems showing the flow of signals.
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Previous purpose built DRAM testers all have the same basic design as shown in Figure 
4.9. The systems have a computer for data storage, a single board computer (SBC) 
performing the reading/writing of the DRAM and the memory pattern analysis. The device 
under test (DUT) which in this case is a DRAM sits on a separate header board. In this 
project I have decided to follow this basic approach but using different components.
At the heart of any of the previous test systems is the central controller device that is 
responsible for the correct operation of the DRAM. Previous control boards used the SBC 
method of controlling the DRAM. This usually consists of an EEPROM (Electrically 
erasable read only memory) to store the program that is i*un by the central processing unit 
(CPU) and a DRAM controller. The microprocessor is used to generate the control signals 
and analyse the data patterns being output by the DRAM. DRAM controllers are essential 
in commercial memory systems because of the large number of chips involved. Current 
DRAM controllers (DP8440 from National Semiconductor)[Nat93] can drive a memory 
array made up of 64 Mbit devices. DRAM controllers are needed in these systems because 
they have specially designed output drivers capable of controlling such a large number of 
chips at high clock speeds with minimal degradation of the signals. In a single chip system 
however, a DRAM controller is not an essential requirement for correct drive operation.
Rather than use a microprocessor, it is possible to build a DRAM readout system using 
discrete integrated circuits (IC’s) [Hor89]. The required counters, registers, multiplexors 
and latches are all readily available. It is also possible to build a DRAM operating circuit 
based around a programmable logic device (PLD)[Hor89, Ker88]. Programmable logic is a 
way of building custom-made logic circuits and integrating them onto a single chip. In 
previous designs, programmable logic does not seem to have been considered a viable 
option for the control of a DRAM system. This could be because early programmable logic 
devices had several limitations; they could not operate at fast clock speeds (even early 
DRAMs operated off a system clock of several MHz) and they tended to be programmable 
only once. Early PLD’s operated on the ‘blown fuse’ principle, initially all the logic gates 
are connected to one another internally. Programming the device would cause selected 
fuses to be ‘blown’ leaving behind the logic connections required to give the desired
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functionality. The logic design for PLD’s is done on a computer. The use of computer 
design for early devices also presented another problem The calculations required to turn a 
software logic design project into a design file understood by the PLD requires a lot of 
calculations and therefore a lot of CPU time. Until the fairly recent explosion in computing 
power available these projects could take a long time to compile. A previous project in the 
department used a Xilinx PLD system took over 2 days to compile a project using an 
80286-based PC [Dea98]. This project using the Altera PLD design system takes only 2-3 
minutes to compile my project on an INTEL Pentium 133 MHz CPU. This rapid decrease 
in PLD design compilation times and the production of high speed (>100 MHz) devices has 
made the use of programmable logic devices in the design of a DRAM readout system 
possible.
4.7 D R A M  contro l system .
To describe the digital electronics used to implement this project, it is easiest to describe 
how the system is operated and then relate this to the different functions of the electronic 
circuits. There are 3 system components, the system control PC, the DRAM controller 
board and the DRAM test board. When the system is powered up the DRAM controller 
board is automatically programmed. This is done by a PROM chip which stores the DRAM 
readout logic program and loads it into the fully programmable gate array (EPGA) chip on 
power up. The DRAM under test is also powered up at this point. The system is now ready 
to be configured by the control PC using a digital interface card The digital interface card 
is a set of 48 TTL logic gates that can be configured as either inputs to the computer or 
outputs to the system The specific configuration of the ports can be controlled by software 
routines written in the C programming language. The system control program dramexe, 
which is written entirely in C, is then run on the PC.
4.7.1 System  In itia lisa tion .
The dramexe program is used to initialise system parameters, start and stop data 
acquisition, store the data and reset the system The following procedures should now be
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performed to ensure correct system operation. Firstly a system-reset signal can be sent, this 
ensures that all the logic gates within the FPGA are in the correct state. Then a FIFO reset 
signal is sent to ensure that the FIFOs are empty and do not contain any bits of data. The 
system is then ready to be configured. The control program allows you to choose the data 
pattern used for the memory test and also to choose the system refresh rate. This DRAM 
readout system is designed to operate devices with a data port 4 bits wide, this means that
the number of distinct memory patterns described, as 4 bit binary numbers is 16 (24). The
data patterns are:
0000 0001 0010 0011 0100 0101 0110 0111
1000 1001 1010 1011 1100 1101 1110 1111
Which represent the numbers 0 to 15 respectively. These patterns are all available as 
program options. When the required data pattern is selected, 4 pins on the I/O card from 
the PC have the pattern latched as outputs.
The refresh time selection operates in a different way. The DRAM controller board 
operates from a fundamental system clock (CLK). On every rising edge of CLK the FPGA 
system will perform a function. As refreshing only has to occur at certain times, the system 
uses a slower clock (SCLK) for refresh timing. The fundamental system clock operates at 
40 MHz, which means that there is 25 ns between each rising edge of the CLK system The 
SCLK system operates at 1.25 MHz, which has 800 ns (0.8 [is), between rising clock 
edges. This is important because counting the number of rising edges of SCLK performs 
the refresh timing. The system control program prompts you to enter the refresh 
fundamental clock period (in this case 0.8 jis); it then asks what refresh cycle time you wish 
the system to have. As the fundamental clock is 0.8 [is the program gives you the option of 
choosing the nearest 2 multiples of 0.8 jis available. For example if we were to choose a 
refresh cycle time of 13 ,us, the program will return the option of 12.8 {is or 13.6 jis which 
are the closest multiples of 0.8 jj.s available. The control program then divides the chosen 
refresh time by SCLK to obtain the number of SCLK rising edges that are to be counted. 
The number of edges to be counted is then latched as a binary number on the output pins of
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the I/O card. When both the pattern and refresh time have been chosen they are then loaded 
in to the FPGA chip. The pattern is stored in the pattern register, which is used by the 
DRAM control board as the source of the data pattern for both writing to the DRAM and 
comparing with the readout data. The number of SCLK rising edges to be counted is stored 
in the rate register. The rate register is then used to load a counter to the required number 
of edges. When the control system is operating, the counter is driven by the SCLK signal 
Whenever a SCLK rising edge arrives at the counter it counts down by one. When the 
counter has reached zero, it passes a signal to the refresh circuit that it is time for a refresh 
cycle to be performed.
4.7.2 D a ta  acquisition.
After the data pattern and refresh rate have been chosen, the system is now in a position to 
begin to acquire data from the DRAM. When the start acquisition option is chosen the 
control program opens a file to store the error data in. The user is prompted to give this file 
a name, when the name is entered the system sends a system start signal from the I/O card. 
This system_start signal tells the FPGA chip to initialise the DRAM to the set memory 
pattern and then to monitor the DRAM for soft errors. When the system start signal is sent, 
the FPGA chip is now in charge of the system.
The FPGA runs the DRAM readout using a variety of digital circuits, including registers, 
latches, counters, multiplexors and finite state machines (FSMs). FSMs are the most 
important component in FPGA DRAM controller. A finite state machine is triggered by a 
clock signal, and on each clock pulse it will output the values that describe the next state. 
Therefore it is a synchronous (each operation of every component is triggered by the rising 
edge of the clock signal), sequential circuit which can have a number of inputs and outputs. 
State machines can have their behaviour modified by other external signals as well as the 
clock signal; this is demonstrated in the DRAM control system.
When the system start signal is sent, the DRAM initialisation is performed by the initialise 
FSM. The initialise FSM performs 8 /RAS only refresh cycles using the refresh address
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generator to provide the addresses. When this cycle is complete it allows the rest of the 
system components to begin functioning (before the initalisation nearly all of the system is 
in a standby mode waiting for the initialisation to be completed). The main readout of the 
DRAM is performed by 3 FSMs. The read-compare-write FSM, the refresh FSM and the 
analyse FSM.
The RCW FSM will continuously read out data from the DRAM, have it analysed and 
write the original data pattern back to the DRAM. It will only stop doing this if it is 
interrupted by the refresh FSM when a refresh needs to be performed. When the refresh 
counter drops to zero it sends a pulse called ‘refresh_required’ to the refresh FSM. The 
refresh FSM on the next pulse goes into it’s next state which sends a ‘refresh request’ 
signal to the RCW FSM and then waits for a reply. At the beginning and the end of the 
RCW cycle (before the read and after the write) the RCW FSM checks to see whether a 
‘refresh request’ signal is being sent. If a refresh request is being sent then the RCW FSM 
jumps to a neutral state and sends a ‘refresh acknowledged’ signal back to the refresh FSM. 
This allows the refresh FSM to take over the DRAM control signals (/RAS, /CAS, /OE, 
/WE) from the RCW FSM. Whilst the refresh is being performed the refresh FSM sends a 
busy signal to the RCW FSM. This busy signal keeps the RCW FSM in its neutral state so 
that it cannot operate.
When the refresh has been completed the refresh busy signal is switched off which allows 
the RCW FSM to continue reading out the DRAM, To speed up the operation of the 
system, the analysis of the data read out from the DRAM is done by the analyse FSM 
which works in parallel with the RCW FSM. When the data is read out from the DRAM, 
the data pattern and the memory address are stored in latches. At this point a pulse is sent 
from the RCW FSM to the analyse FSM to begin the analysis. Whilst the RCW FSM is 
writing the original data pattern to the memory the analyse FSM is comparing the original 
data pattern (stored in the pattern register) with the data just read out from the DRAM 
(stored in the data latches). If the patterns match then there is no soft error and the analyse 
FSM goes to its initial state. If the patterns do not match then there is a soft error, the data 
pattern and the memory pattern are then written to the First in-First out memories or
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FIFOs,
The FIFOs have 3 status signals associated with them, these are the /EF flag, the /HF flag 
and the /FF flag. The /EF flag is * 1* when the FIFO is not empty and at ‘0’ when the FIFO 
is empty. The /HF flag is *1* when the FIFO is not half full and ‘O’ when the FIFO is half 
ML The /FF flag is *1* when the FIFO is not full and at ‘0’ when the FIFO is ML These 
signals are transmitted to the PC via the I/O card and analysed by the PC. If the PC receives 
any combination of flags which indicates that the FIFOs have data waiting in them, the PC 
then operates the FIFOs to read out the data and store it to disk. If the flags indicate that 
the FIFOs are empty then the PC sits in a standby mode until a soft error occurs or the 
acquisition is terminated.
4.7.3 T e rm in a tin g  acquisition .
Data acquisition is terminated by pressing the ESC key on the computer keyboard. When 
this is done, the PC sends a system-reset signal to the controller board. This puts the 
controller board into its power-up configuration, which means that a new data pattern, 
refresh rate and initialisation must occur before data can be acquired again. The PC then 
checks the status flags of the FIFOs and will read out data until they are empty. The PC 
then closes the data file with a message indicating how long (in seconds) that the system 
was active (total time including dead periods). The computer program then returns to its 
main menu and new system operating parameters can be chosen. Both the FPGA and the 
FIFOs should be reset before another data acquisition takes place, which only takes a few 
seconds in the sytem control program. This is especially true for the FIFOs where stray data 
left behind from a previous acquisition can corrupt the next data set.
4 .7 .4  Possib le sources o f ‘d ead  tim e ’ in  th e  system .
In a radiation detector system like a Nal(Tl) crystal and a photomultiplier tube or a 
semiconductor detector such as a Ge(Li) the concept of dead time is relatively easy to 
define. A radiation event occurs and an amount of charge is produced. This charge is then
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filtered, amplified and then processed by perhaps a multichannel analyser (MCA). When the 
detector and the electronics system is dealing with that pulse, the system cannot deal with 
any other events that occur in the detector. This time window of non-response is known as 
the dead time. In a DRAM however the situation is very different. In a DRAM we have a 
large memory airay, which is read out sequentially. Each memory cell is read out in turn 
until the entire memory array has been interrogated. Memory cells are sensitive to soft 
errors at all times during acquisition. There are only two times in a memory cycle that a 
memory cell could be considered dead to the rest of the system in terms of detecting 
radiation. The first is when the contents of memory cell is being read out to the sense 
amplifier and the second is when the row containing that cell is being read out. My detector 
system running from a 20 MHz fundamental clock frequency completes one read-compare- 
write cycle in 900ns. The refreshing of a row is performed once every 13.6 j is . There are 
262 144 memory locations in a 1 Mbit (2561c x 4 bit) DRAM so one interrogation of the 
entire memory array will take 0.236s. In that time 17 353 refresh cycles have been 
performed so each row in the entire memory anray will have refreshed 68 times in that 
period. A /RAS only refresh cycle takes 130ns to complete. So, in one complete memory 
readout each memory cell is dead for a period of 900 + (68 x 130) = 9740 ns or 9.74 J_ts. 
Each memory cell is unresponsive for a total of 9.74 [is in 0.236 s. This time is split up into 
the individual dead times for the memory read out and the separate refresh cycles. So, the 
total dead time per cell is approximately 38.96 jis per second that the system is acquiring.
Time is not lost by the system in processing the data like a conventional detector. When the 
data is read out from the memory cell it is stored in a buffer. Logic that works 
independently from the read-analyse-write system then does the memory pattern 
comparison on the data in the buffer (rather than directly from the memoiy itself) to decide 
whether a soft error has occurred. With the data analysis being done on the buffered data 
the system can carry on and read out the next memory cell before the analysis is completed
The read-analyse-write logic and the data comparison logic are synchronised in such as way 
that the data comparison is finished before the next memory cell is read. This is possible 
because it takes a well defined number of clock pulses to go from reading out one memory
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location, finishing that memory access and reading out the contents of the next memory 
cell. The data analysis logic has been designed to take a shorter number of clock cycles to 
complete the analysis, therefore there is never any dead time from the analysis of the data.
If the activity of the radiation source is high, then there is also the possible problem of 
pulses being lost. DRAMs have a simple T ’ or ‘0’ data pattern. If a cell is flipped in one 
direction it will stay that way until that cell is read. If we have another strike on that 
memory cell before it is read out, the extra event will be lost. A more difficult problem 
is that of memory cells being flipped back, a memoiy cell could undergo a T ’ to ‘0’ flip 
but then be subject to a bitline induced error and be flipped back to ‘I ’ again. If these 
events take place before the cell is read out, as far as the detection system is concerned 
no error has occurred as the cell is still in it’s original *1* state where in fact two errors 
have occurred. These are all possible problems but there is no evidence in the literature 
or in my work to suggest these processes are occuring with any regularity.
4.8: System  P C  a n d  I/O  c a rd .
The system control PC which runs the control software, does so by using a 48 way digital 
I/O card controlled by software. The I/O card is arranged in 6 ports of 8 pins each (Ports 
A#l, A#2, B#l, B#2, C#l, C#2). The pins of the A# and B# ports must be configured as 
either all inputs or all outputs. Port C can be configured as all inputs, all outputs or 4 pins as 
inputs and 4 pins as outputs. The PC communicates with the DRAM controller board using 
36 distinct digital signals. There are 18 signals going from the PC to the DRAM controller 
card and 18 signals from the controller card to the PC. The logic levels of the pins are 
determined by the inp() and outp() commands in the control program. The inp() command 
is used to read logic pulses into the I/O card and the outp() function is used to output logic 
levels. The logic levels on the output commands are latched, so that the logic levels for a 
particular command only need to be sent once. The pins will retain those values unless the 
I/O card is told to do otherwise. The inputs however are not latched, so data being inputted 
to the PC must be valid on the input pins until it can be stored, processed etc. The logic 
levels of the pins are set by applying the correct binary number to the I/O card port. For an 
8-bit port there are 256 possibilities from 00000000(Decimal 0) to lllll lll(D e c im a l
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255). For example the outp() command (using the C language) to start the DRAM system 
is as follows,
outp (dio+4, 83)
Where dio = the base memory address of the I/O card (this tells the computer where the 
I/O card is located), 
dio+4 = die specific address location of the A#2 port,
And 83 = is the decimal representation of 01010011 which represents the system start 
signal
There are 9 distinct system control commands sent from the PC to the DRAM control 
system using 18 pins and they are shown in Table 4.1. The commands are all those needed 
to operate the DRAM system, the XnitiaLState command is used to configure the control 
port (A#2) into it’s default state of 01011011 which are the logic levels that must be 
applied to the DRAM control board when no other command is being executed. The 
control port pins are arranged as shown in Table 4.2.
Table 4.1: Listing of system control signals and their binary equivalents.
C o m m an d P o r t No. o f bits 
used
D ecim al B in a ry
Initial_State A#2 8 91 01011011
System_Reset A#2 8 75 01001011
FifoJReset A#2 8 27 00011011
Set data pattern C#2 4 0-15 0000 to 1111
Set refresh rate B#2 6 0-63 000000 to 111111
Load_Pattem A#2 8 123 01111011
LoadJRate A#2 8 95 01011111
StartjSystem A#2 8 83 01010011
Read_Data A#2 8 90 01011010
Read_Address A#2 8 89 o i o n o o i
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Table 4.2: Control port pins arrangement with the Initial_State logic levels.
Pin? Pin 6 Pin 5 Pin 4 Pin 3 Pin 2 Pin 1 Pin 0
Not FIFO Load Reset Start Load Read Read
Connect Reset Pattern System Rate Address Data
0 1 0 1 1 0 1 1
Table 4.3: Logic inputs into the system control PC.
Command Port No. of bits used
/EF C#1 (Input) I
IFF C#1 (Input) 1
FIFOJData C#1 (Input) 4
FIFOAddress A#1 and B#1 12
There is a mixture of *1* and ‘0’ default logic levels due to the fact that all the FIFO control 
signals are active low signals (just like the DRAM control signals), so the default state for 
FIFO_Reset, Read_Address and ReadJData is logic ‘1*. A high speed digital board can be 
prone to voltage spikes especially on the ground plane where the switching of signal from 
‘O’ to T ’ can cause inactive pins to momentarily try to switch to ‘1*, which can cause 
serious problems with critical signals' such as SystemJStart and System_Reset. These 
voltage spikes affect lines sitting at GND (logic ‘0’) and can be large enough to fool the 
chip attached to that line into thinking that a *1* signal has been sent.
To avoid this problem, I have made the SystemJStart and System_Reset signals active low 
(the default level for the signal is logic ‘1’, the logic is activated by it falling to ‘O’, hence 
the name ‘active low’) an active low signal is signified by a forward slash, /, in the same 
way as the DRAM and FIFO signals. These signals are much less sensitive to the voltage 
spikes and so unwanted system starts and resets are avoided. It is for this reason that 
DRAM and FIFO chips are designed with active low control signals. Both types chips 
are designed to operate at high speeds where the problem of voltage spikes can be quite 
serious.
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The I/O card also has 18 input pins, which are all involved in reading the soft error 
information from the FIFOs (See Table 4.3).
4 .9: T h e  D R A M  co n tro lle r b o a rd .
The DRAM controller board is the centre of the DRAM readout system, it is responsible 
for reading and writing data to the DRAM, analysing the memory patterns read out from 
the DRAM and deciding whether an error has occurred. If an error does occur, then the 
DRAM controller board writes the data to the FIFO memories, which are then read out by 
the system PC. A block diagram of the layout of the board is shown in Figure 4.10 and the 
actual PCB design is shown in Figure 4.11.
It most be noted that the actual PCB produced is a 4 layer circuit board. One layer carries 
the VCC power supply, one carries the ground plane GND, and the other two layers carry 
signal traces. The PCB has a signal layer on top followed by the power plane, the ground 
plane and finally the second signal trace at the bottom. It must be noted that Figure 4.11 
shows the 2 signal layers superimposed on one another.
Figure 4.10: Block Diagram of DRAM control board layout.
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Figure 4.11: PCB design file of my board showing components and both signal layers.
The control board is split into several simple blocks of components. There is a 50 way IDC 
connector which is used to connect with the system PC via a ribbon cable. There is the 
main Altera (Altera are the manufacturers of the specific FPGA chip that I am using) FPGA 
chip which is used to operate the DRAM. The board has 3 FIFOs which are used to store 
the error data pattern and the address at which the error occurred. There are line drivers or 
buffers which are used to maintain signal integrity between different components and finally 
there is a 34 way IDC connector which is connected to the DRAM test board via a ribbon 
cable. The majority of signals from the DRAM Controller board to the PC and the DRAM 
test board originate from the FPGA device. The only signals to the PC card which are not 
generated by the FPGA are the 2 FIFO status flags /EF and /FF. The addresses and data 
from the FIFO are supplied to the FIFO from the FPGA. All the signals to. the DRAM test 
board are generated by the FPGA chip. Figure 4.12 shows a block diagram of the internal 
logic of the FPGA chip.
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Figure 4.12: Block diagram of internal FPGA logic used in my project.
4.9.1 T h e  p a tte rn  re g is te r  a n d  ra te  reg is ter.
There are 10 main blocks to the internal logic structure. There are 2 registers, the pattern 
register and the rate register, which are used to store the refresh rate and the memory 
pattern supplied by the system PC. The circuit diagram of the pattern register is shown in 
Figure 4.13.
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Figure 4.13: Circuit diagram of pattern register in my FPGA device.
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The pattern register comprises of 4 D-type flip flop (DFF) logic gates. They have a reset 
signal, data input and a clock input. The output (Q) of the DFF will become the same as the 
input (D) when it receives the rising edge of a clock signal When the data pattern is chosen 
in the PC the values of pattem[3..0] are put across the input pins. When the load_pattem 
command is sent from the PC a ‘1’ logic pulse is applied to the clock pin so that the output 
now has the same value as the input. When the load_pattem signal drops to ‘O’ the outputs 
retain their previous value. They will keep this value until either a reset signal is sent or new 
data is loaded. The pattern resister works in exactly the same way with 6 DFF gates and the 
loadjrate clock signal.
4.9.2 T h e  ra te  g en era to r.
The rate generator is used to count SCLK pulses, when the number of pulses is equal to the 
value supplied by the rate register then a signal is sent to the refresh FSM indicating that it 
is time for a refresh cycle. The circuit for the rate generator is shown in Figure 4.14.
Figure 4.14: Circuit diagram of the rate generator circuit used in my FPGA device.
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The rate generator consists of two different elements, a 6 bit counter and a refreshjrate (it) 
FSM. The counter will count up by one each time a positive edge of the SCLK signal 
arrives. The output of the counter acts as one of the inputs to the rr FSM. The rr FSM 
compares the values of the counter, clk_cnt[5..0], with value supplied by the rate register, 
ref_rate[5..0] and sends out the refjreq  signal to the refresh FSM. The states of the rr 
FSM are programmed using a computer language called the Altera Hardware Description 
Language (AHDL). The AHDL code written by myself for the rr FSM is shown below, the 
writing in italics within the percentage symbols are comments and not program code.
SUBDESIGN rr 
(
% Set up what in p u ts  are in  the FSM % 
rate__reg[5. . 0], q[5..0], 
ena, reset, elk : INPUT;
% Set up what ou tpu ts  are in  the FSM % 
ref_freq : OUTPUT;
)
% Define the  name o f  the  FSM and. the names of the s t a t e s  % 
VARIABLE check : MACHINE WITH STATES <rr0, rrl);
BEGIN
% Connect the  check FSM to  the  enable, c lo c k  and r e s e t  
s ig n a ls % 
check.elk = elk; 
check.reset = reset; 
check.ena = ena;
% S ta r t  o f  the  ac tu a l  FSM i t s e l f  %
CASE check IS
WHEN rrO =>
% I f  the  in p u ts  are equal goto next s t a t e  ( r r l )  on the  nex t  
c lock  p u ls e %
IF (rate_reg[5..0]) = =  (q[5..Q]) THEN 
check = rrl;
ELSE
% Otherwise s t a y  in  s t a t e  rrO and send no r e f r e s h _ fr e q % 
ref_freq = GND; 
check = rrO;
END IF;
WHEN rrl =>
% Send r e f _ f r e q  s ig n a l , re turn  to  s t a t e  rrO f o r  nex t t im e % 
ref_freq = VCC; 
check = rrO;
END CASE;
END;
This is a simple case of a FSM but it indicates the power of using programmable logic 
software. The states of the machine can be controlled very exactly, logic functions can be
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formed as shown in state rrO where two binary numbers are compared. The FSMs can also 
be programmed to move into different states by the application of input pulses supplied 
from other points of the system.
As discussed in Section 4.7.2, the refresh FSM and the RCW FSM operate in tandem to 
operate the DRAM. The 2 FSMs communicate with each other with the ref_req, ref_ack 
and ref_busy signals to ensure that the two state machines do not interfere with each other.
4.9.3 T he analyse F S M
The analyse FSM performs the all important function of deciding whether a soft error has 
occurred. The analyse FSM does a comparison of two sets of input pins in exacdy the same 
way as the rr FSM. The analyse FSM compares the 4 data pattern pins from the pattern 
register with the 4 data pins connected to the output pins of the DRAM. If the two patterns 
are the same then the analyse FSM does not function, if there is a difference in the patterns 
then the analyse FSM is responsible for writing the data pattern and memory address to the 
FIFOs.
4.9.4 T he  con tro l signal m odule.
When the circuit is operating, the correct signals must be sent to the DRAM so that it 
operates properly. The 3 system components that perform this function are the control 
signal, module, the addressing module and the data I/O module.
The control signal module ensures that the correct /RAS, /CAS, /OE and /WE signals are 
sent to the DRAM. This is complicated by the fact that the initialise, refresh and RCW 
FSMs all have to send these signals to the DRAM. This problem is solved by using a bubble 
NOR (BNOR) logic gate and the sensible selection of state machine default states. The 
circuit diagram for the control signal module is shown in Figure 4.15
All the FSMs have a default state which have all 4 control signals at logic state *1*. When
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any one FSM is operating the two will sit in their default state. The BNOR logic gate is 
triggered by active low signals. So with the other 2 FSMs at logic state T ’ when say, the 
refresh FSM /RAS signal (RASr in Figure 4.15) falls to logic state ‘O’ the output signal 
RAS will also be ‘O’. This is repeated for the other 3 control signals so that there are 4 
control lines going to the DRAM.
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Figure 4.15: Control Signal module [Mor98],
4.9.5 T he a d d re ss  g e n e ra to r m odule.
The address generator module consists of two counters and one multiplexor. The circuit 
diagram for addressing a 1 Mbit (256k x 4 bit) is shown in Figure 4.16. As described in 
Section 4.2, DRAM requires two different addresses during its operation, a refresh address 
(if using /RAS-only refresh) and a memory address. The refresh address only requires a row 
address whereas the memory address requires both a row and column address. The refresh 
and dram_ctrl counters are used to sequentially strobe through the addresses required to 
operate the DRAM but it is the address multiplexors job to ensure that the coixect address 
is applied to the DRAM pins at the correct moment. A multiplexor has a number of input 
busses and on the application of a control signal will select one of the input busses to be 
present on it’s output. It this project we have to select between 3 input signals, the refresh 
address, the memory row address and the memory column address. The multiplexor is
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controlled by the selector port. The selector has (No. of Input Busses +1) possible states, 
this means that for this application we have 4 possible multiplexor values, either one of the 
three inputs is selected or the multiplexor is placed in a high impedance state.
address multiplexor as implemented in the FPGA for the DRAM control
Each of the FSMs which use the address bus (initialise, refresh and RCW) can send selector 
values. Again we have the problem of possibly conflicting signals being sent by different 
state machines to a single component as with the control signal module. Again the problem 
is solved using some signal control logic and the fact that when the state machines are not 
using the address bus they sit in a default state which does not interfere with the multiplexor 
selector port. This is made simpler by the fact that none of these three state machines is 
ever active at the same time. This means that when the refresh FSM is operating the correct 
refresh address is present on the address pins of the DRAM. This is also true for the 
initialise FSM and the RCW FSM.
4.9.6 T h e  b i-d irec tiona l d a ta  p o rt.
The data port is responsible for transmitting the data from the DRAM control board and 
for reading the data back from the DRAM into the data latches ready for analysis by the
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analyse FSM. The DRAM uses the same pins for data transmission, this means that the bus 
serving the data pins has to be bi-directional. The most efficient bi-directional data bus was 
supplied by an Altera applications engineer [Wil98]. This is is shown in Figure 4.17.
edt
.oui, c; : . -a o;
Bi-d irectional bus
dram_data(3..01 output dram d3t3(3..0] dram connect[3..Ql * ‘^tyCC. < -* dram_connect(3. 0]
Figure 4.17: 4-bit bi-directional data bus with a single tri-state node [Wil98].
The bi-directional bus is made possible by the tri-state logic gate which is controlled by the 
signal edt. When edt is active (logic *1*) then the value of pattem[3..0] is present as an 
output on the bi[3..0] pins. When edt is inactive (logic ‘0’) the tri-state gate goes into a high 
impedance state. This means that any data read in from the bi[3..0] pins is steered onto the 
data[3..0] pins. When the RCW FSM writes to the DRAM it activates the edt signal so 
data can be written over the bi[3..0] pins and when it reads data from the DRAM is makes 
edt inactive so the data can be read into the data latches from the data[3..0] port.
4.10 T h e  D R A M  h e a d e r  b o a rd .
When the signals leave the DRAM controller board they are sent via a 34 way IDC socket 
over a flat ribbon cable to the DRAM header board. This board contains the DRAM which 
is to be iiTadiated along with some support circuitry. A block diagram of the circuit layout 
is shown in Figure 4.18. The PCB design with signal traces ( 2 layers superimposed) is 
shown in Figure 4.19. Both of these diagrams show the design for a board which houses a 
1 Mbit (256k x 4 bit) DRAM housed in a 20 pin DIP (Dual In-line Package).
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The signals from the DRAM control board arrive over a 34 way flat ribbon cable to an IDC 
socket. The signal traces go via a parallel resistor network, through some line drivers and 
finally through a series terminating resistor network to the DRAM itself.
Figure 4.18: Block diagram of the layout of the 1 Mbit DRAM header board
Figure 4.19: Actual PCB design of my 1 Mbit DRAM header board showing both signal
layers.
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4 .1 1  S p e c ia l  c o n s id e r a t i o n s  f o r  h ig h  s p e e d  d ig i ta l  c i r c u i t s .
The large number of terminating components is necessary to stop noise effects present in 
high frequency circuits. The DRAM control board runs at a fundamental frequency of 20 
MHz. This means that there is only 50 ns between clock pulses. This can produce some 
special problems that usually do not have to be considered in slower circuits. The main 
problems are those of ground bounce, cross talk and ringing.
4.11.1 G ro u n d  bounce.
When digital devices operate at higher and higher clock speeds, the time it takes for the 
output to switch decreases. These faster switching times cause higher transient currents in 
outputs as they discharge capacitance’s in the load. These currents, which are generated 
when multiple outputs of a device simultaneously switch from logic *1* to logic ‘0’ can 
cause a phenomenon called ground bounce. When these multiple transitions occur, the 
transition causes charge that is stored in the load capacitance’s to flow into the device. 
There is a sudden rush of current (di/dt) which exits the device through inductances to the 
board ground. This generates a voltage V from the equation,
V = L x (di/dt)
Where V -  Voltage (V),
L = Inductance (H),
I = Current (A), 
and t = Time (s),
which causes there to be a voltage difference between the board ground and the device 
ground. This means that the relative ground between the board and the device will 
temporarily rise or bounce. The surge in the current is very brief, however the voltage 
bounce can be large enough to trigger other devices on the PCB. Most logic gates on a 
circuit board are compatible with the TTL standard which assumes a voltage lower than 
0.8V to be logic ‘0’ and a voltage higher than 2.0V to be a logic *1’ [Ker88], although 0V 
and 5V are usually quoted as TTL voltages. There are however steps that can be taken to
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reduce the amount of ground bounce suffered in a system. Connecting the switching 
outputs to a bus driver IC which takes on the burden of driving the heavy capacitive loads 
reduces the load on the FPGA and reducing the amount of ground bounce for the quiet 
outputs.
This is what I have done in the DRAM controller board with all the control signals and all 
the address signals being routed via 74HC541 bus driver ICs. The particular Altera FPGA 
device I am using has an option to alter the slew rate for the output drivers. The setting of a 
slow slew rate reduces the value of di/dt and so decreases the ground bounce. Also, using a 
multilayer PCB with separate VCC and GND planes can significantly reduce ground 
bounce due to the fact that a GND plane has a much lower inductance that a GND trace on 
a single or double sided board. Also using low inductance bypass capacitors between the 
VCC supply pins and the ground plane can reduce the inductance path and reduce ground 
bounce. A 0.2 pF monolithic ceramic capacitor (which has a good frequency response) is 
recommended for this purpose.
It is because of ground bounce that many high speed logic devices have active low 
control signals (DRAMs and FIFOs) which are insensitive to ground bounce.
4.11.2 C ross-talk .
Cross talk can be a problem in the ribbon cable which connects the DRAM controller board 
to the DRAM header board. Ideally it would be preferable for the DRAM to be house on 
the same PCB as the DRAM controller circuitry but there are several reasons why this is 
undesirable. Firstly, all electronic components are sensitive to radiation induced errors. The 
FPGA chip which is based on SRAM technology [Alt94] could be especially vulnerable as 
it is well known that SRAM devices are susceptible to soft errors. Therefore it is desirable 
to have the DRAM under irradiation on a separate board which can be exposed whilst the 
control circuitry can sit some distance away (possibly shielded if necessary). This is 
prudent, especially when doing work with neutrons. The tracks of the control board 
circuitry contain gold alloys, which could certainly become neutron activated if exposed
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directly to a neutron beam for any amount of time.
Also to have a separate DRAM header board allows the system to be a lot more flexible, as 
all the header boards connect via a 34 way IDC cable any number of different DRAMs with 
different pins configurations and package shapes can be connected to the system quite 
easily. The system currently supports 4 different header boards, 1 Mbit DRAM (2561c x 4 
bit) device in a 20 pin DIP package, 4 Mbit (IM  x 4 bit) device in a 20 pin ZIG-ZAG 
package, 4 Mbit (IM x 4 bit) 26 pin SOJ package and 16 Mbit (4 Mbit x 4 bit) 26 pin SOJ 
package.
Cross talk occurs when a large number of switching digital signals (17 for a 1 Mbit 
DRAM) are sent over a selection of wires (wires in this case can also mean PCB tracks if 
they are sufficiently close together and the switching speed is high enough). Cross talk is 
the unwanted coupling (capacitive and inductive) which occurs between parallel signal 
traces. When a signal is switching in one wire, it can induce current flow in neighbouring 
wires. This can cause voltage spikes in the quiet lines which can cause unwanted triggering 
in logic devices. A simple method of reducing cross talk is to have a signal wire attached to 
GND placed next to each switching line. This is the principle on which twisted-pair cabling 
is based. The switching noise of the signal trace is soaked up by the GND wire so that it 
does not effect the other traces. In a fiat ribbon cable this can be achieved by placing a 
signal line with a GND line all the way along the cable. We then have the arrangement of 
signal, GND, signal, GND, signal, GND and so on across the cable. This is the reason for 
having a 34 way IDC cable connecting the header board to the controller so that each of 
the 17 signal traces has its own GND wire. This arrangement allows the ribbon cable to act 
like a crude twisted pair cable (in a twisted pair cable you have one signal and one ground 
wire wound around each other giving a good GND connection to each signal).
4.10.3 R inging.
Ringing occurs when the signal line is incorrectly terminated. The impedance of the source 
should equal the impedance of the line and the impedance of the load. If the impedance’s
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are mis-matched it causes signals to reflect up and down the line which causes ringing at the
load. There are several ways of terminating the signal at the DRAM header board which
can help to reduce ringing. The first scheme is to use what is called the Thevenin parallel
termination. The thevenin termination uses two resistors connected across the signal trace
between VCC and GND as shown in Figure 4.20. The resistors are used to bias the line
between logic ‘I ’ and logic ‘O’, so that whenever a signal switches the source does not
have to supply all the current, although the overall power consumption of the circuit will go
up as the resistors are tied between the power planes. The effect of this termination is to try
and eliminate the first reflection and to try and take some load off the source by biasing the
line at a fixed voltage. The most common thevenin voltage divider values are 220Q for R1
and 330Q for R2, which biases the line at 3V if the VCC and GND pins are at 5V and 0V
respectively. To eliminate secondary reflections a series terminator resistor is added to each
signal trace. A badly impedance matched /RAS signal is shown in Figure 4.21.
vcc
Figure 4.20: The thevenin parallel termination.
It can be seen that when the square wave switches, the signal rings quite badly (over 35% 
undershoot and overshoot) at the transitions. In oscillator theory this means that the system 
is underdamped, so that the signal does not switch cleanly. Where the system rings and the 
amplitude of the voltage rises above the logic T  level is overshoot. When the opposite 
effect happens and the voltage falls below logic ‘0’ is called undershoot. The effect of 
undershoot and overshoot on this signal trace is very marked. This can cause serious 
problems as a DRAM has set limits on the voltages that it will tolerate across its input pins. 
A DRAM will tolerate a maximum undershoot of -IV and a maximum overshoot of +7V. 
The trace in Figure 4.21 violates the -IV criteria and come close to violating the +7V limit. 
This means that the signal in this state will cause the DRAM to function incorrectly. The
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ideal case is for the system to be critically damped (impedance matched) as this will 
eliminate ringing and keep a sharp logic transition. It is important not to overdamp the 
system, this will also eliminate ringing but the signal transition may now take longer to 
occur, which could violate other circuit timing parameters. This is highlighted in Figures
4.22 and 4.23 which show a nearly critically damped /RAS signal and an overdamped /RAS 
signal.
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Figure 4.24: Rise and fall times of /RAS with different series terminating resistors.
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In Figure 4.22 you can see that the rise and fall time of the signal is fast (-10 ns) and that 
there is very little undershoot or overshoot. In Figure 4.23 there is also very little 
undershoot or overshoot but the rise and fall time of the signal has markedly increased (-40 
ns). Figure 4.24 shows how the rise and fall times of the /RAS signals change with 
increasing series termination resistance. For the control signals and the address pins a value 
of 330Q was chosen because it exhibited very little ringing and the rise and fall times were 
still fast.
4.10.4 Special considera tions fo r  b i-d irec tional d a ta  pins.
Initially I chose 330Q terminating resistors for the data pins because this value had worked 
very well for the control and address signals. When operating the DRAM with a 1010 data 
pattern with 330Q terminating resistors the following behaviour was observed. When 
writing the data to the DRAM the 1010 data pattern was clearly seen. However when data 
was read out from the DRAM a 1111 pattern was observed. However, it was not a smooth 
5Y signal and a ripple was observed on the waveform as shown in Figure 4.25.
  ____  ____  ____  ____  _____ 5 V
  ____  ____  ____  ____  0V
a) The expected output of one of the 50’ data lines.
     -------  5V
o v
b) The actual output seen on the scope screen.
Figure 4.25: The input 1010 pattern and the 1111 output from the 4 data lines.
I suspected that the ripple might be caused by some sort of RC effect with the line trying to 
fall to logic £0’ but possibly discharging through an RC circuit. To investigate this I slowed 
down the system speed so that the logic ‘0’ pulse width was much wider. When this was
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done a definite exponential drop in the voltage towards logic ‘0’ was observed as depicted 
in Figure 4.26.
  _________  _________  ____ _ 5 V
_________  _________  _________  0V
a) An ideal switching signal.
5 V 
0 V
b) The exponential drop in voltage caused by the RC effect.
Figure 4.26: Exponential drop in signal voltage when the system was operated at a slower 
clock speed compared to the ideal switching case.
To reduce this effect, the amount of capacitance or resistance in the line must be reduced. I 
decided to replace the 330Q resistor with a 330. resistor. This cured the problem and the 
waveform when examined by an oscilloscope switched cleanly and did not undershoot or 
overshoot beyond the DRAM voltage tolerances.
After these different circuit problems had been resolved a fully functioning DRAM detector 
system was produced capable of operating 1 Mbit (256k x 4 bit), 4 Mbit (IM x 4 bit) and 
16 Mbit (4M x 4 bit) DRAMs. The full circuit diagrams and schematics are shown in 
Appendix B. The full C system control program listing is in Appendix A.
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C h a p t e r S :  R a d i a t i o n  d e t e c t i o n  w i t h  a  
D R A M  b a s e d  d e t e c t i o n  s y s t e m
5.1 In tro d u c tio n .
In this chapter several areas will be investigated. The decapsulation of DRAMs for use 
as radiation detectors will be detailed. The testing of these chips after decapsulation to 
test their mechanical and functional state will also be described.
The effect of different parameters in the detection of alpha particles, such as operating 
voltage, data pattern, changing alpha particle energy, and cycle time is studied. The 
results from irradiation of the detector with positron emitters at the MRC Cyclotron 
Unit, Hammersmith Hospital, London are presented as are results from neutron 
experiments at the Consort II reactor at Imperial College, Silwood Park, Ascot.
5 .2 P r e p a r a t io n  o f  D R A M s b e fo re  d e ca p su la tio n .
To be used as charged particle detectors, DRAMs need to have a portion of the black 
plastic which encases them removed so that the die can be fully exposed to the 
radiation source. The DRAM casing is usually several mm thick and will heavily 
attenuate any charged particles. The removal of this plastic casing is called 
'decapsulation'. Before decapsulation can occur, all the intact DRAMs must be tested 
so that only fully functional chips undergo the decapsulation process. This testing 
involved 1 mechanical inspection and 2 separate functional tests.
5 .2 .1  M ec h a n ica l In sp e c tio n .
This was a simple visual inspection of each of the DRAMs chips in turn. They were 
inspected to ensure that they had the correct number of external pins and that they 
were not loose nor bent and that the casing was not warped, cracked or otherwise
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damaged, which might suggest damage to the silicon die inside. The main aim of this 
test was to check whether the chips were suitable to undergo the two functional tests.
5 .2 .2  T h e  'te s t  DRAM * fu n c tio n a l te st.
The first functional test performed on each of the DRAMs was the 'test_DRAM' 
procedure. The test_DRAM procedure is used to check that the DRAM performs the 
3 basic functions of reading, writing and refreshing. The test involves the following 
steps. Firstly, DRAM initialisation is performed (200 jis pause after power-up followed 
by 8 /RAS only refresh cycles). Secondly, five consecutive writes to five different 
memory cells is performed. The binary data patterns written to these cells were 0010 
(Decimal 2), 0100 (Decimal 4), 0110 (Decimal 6), 1000 (Decimal 8) and 1010 
(Decimal 10) in that order. After this, the system refreshes these memory locations 
until the minimum refresh time of 8 ms for the whole chip has been exceeded. The five 
memory cells are then read out in reverse order, so that the output of the data lines 
should be 10, 8, 6, 4 and 2.
The values of the data patterns were analysed in two separate ways. Firstly the signal 
traces going to and returning from the DRAM were studied using a logic analyser. The 
logic analyser reports the logic state of every signal between the DRAM and the 
DRAM controller board in time (all 4 control signals, 9 address lines and 4 data lines). 
By looking at the timing diagram and the state table of the data lines it could be seen 
that a functioning DRAM would produce the output expected.
Secondly, the outputs were analysed via the analyse FSM and the FIFOs writing to the 
system control PC. The analyse FSM takes a value from the system control PC as its 
reference data pattern. If we set the input data pattern to analyse FSM to be a pattern 
other than 0010, 0100, 0110, 1000 or 1010 then the analyse FSM should report all 5 
patterns as soft errors as they do not conform to the reference pattern. This was indeed 
the case when another data pattern was supplied as the reference. The ability of the 
circuit to correctly detect an error can also be tested by making the reference data pattern
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equal to one of the five data patterns. This was also performed and when this occurred 
only 4 data points were written to the PC as only 4 so-called 'errors' had occurred this 
time. This provided a good check that the analyse FSM, the FIFO's and the system 
control PC were providing the correct data. After this initial functional test, a second 
test called the 'forced error' test was performed.
5 .2 .3  T h e  ’fo rc e d  e rro r*  fu n c tio n a l te s t.
The second functional test for the DRAMs and the system as a whole was to 
deliberately force the system into registering a known number of errors. This was done 
using a combination of data patterns and address pin selection. The maximum number 
of errors that can occur in a single readout of a 1 Mbit (256k x 4 bit) DRAM is 
262144 (256 kbit), which corresponds to all 9 address pins (multiplexed to give an 18 
bit address).
Table 5.1: The maximum number of possible soft errors from 3 DRAM generations.
Device Type. Number of address pins. Total errors possible.
16 Mbit 11 . 4 194 304
16, 4 Mbit 10 1 048 576
16, 4,1 Mbit 9 262 144
16, 4,1 Mbit 8 65 536
16, 4,1 Mbit 7 16 384
16,4,1 Mbit 6 4096
16, 4,1 Mbit 5 1024
16, 4,1 Mbit 4 256
16, 4,1 Mbit 3 64
16, 4,1 Mbit 2 16
16, 4,1 Mbit 1 4
16,4,1 Mbit 0 1
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If we were to remove 1 address pin, the total number of possible errors would fall by a 
factor of 4 to 65536. We have a decrease of a factor of 4 because of the address 
multiplexing. As we remove more address pins the number of possible errors falls by 
this factor of 4 each time we remove a pin until the one error possible from no address 
pins selected (address stays at Row 000000000, Column 000000000 at all times). The 
possible number of errors with each set of address pins including 4 Mbit (IM  x 4 bit) 
and 16 Mbit (4M x 4 bit) devices is shown in Table 5.1.
The DRAM was first completely written to a known memory pattern (e.g. 1010). It 
was then operated as a detector with a different memory pattern (e.g. 1111) used as 
the reference for the analyse FSM. As every memory location in the DRAM will have a 
different memory pattern (1010) within it, each memory location will record an error. 
This is performed for every DRAM chip. The logic analyser only has a finite memory 
and cannot monitor more than about 10 errors, so a different method of monitoring the 
errors has to be found.
5 .2 .4  D u a l c o u n te r /t im e r  D R A M  d e te c to r  m o n ito r .
The analyse FSM has an output signal called 'PCJnterface*' which sends out a T  logic 
pulse every time the analyse FSM decides that an error occurs. This signal was not 
required in the final analyse FSM design but was retained as a test signal. The 
PCJnterface signal was,assigned to a spare external pin on the Altera FPGA chip. The 
pulse width of this logic T  signal is very short (25 ns) and was connected via a 10012 
series termination resistor (to eliminate ringing) to an ORTEC dual counter/timer 994 
NIM module. This counter (maximum count rate: 100 MHz, maximum number of 
counts: 99 999 999) displayed the number of errors reported by the detection system.
This arrangement has been included into the final design as an easy way of monitoring 
the approximate number of events counted as the system is operating. It is only an 
approximate number because it does not distinguish between single bit errors and any 
multiple bit errors that might occur, which will make the actual count slightly higher.
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This is because a multiple bit error in this system will just be regarded as an error (not 
the original data pattern) and the degree of deviation of the error data pattern from the 
error is not considered. So for an initial 1111 data pattern, a 1110 data pattern is 
treated in the same way as a 1010 data pattern although the 1010 pattern has two soft 
errors within it rather than one. A future improvement to the analyse FSM would be 
for it to check the data pattern and then output the correct number of pulses with 
respect to multiple bit upsets.
5 .2 .5  T h e  ’fo rce d  e r r o r 1 e s tim a tio n  o f m ax im u m  d e te c ta b le  c o u n t ra te .
The 'forced error' counting test also allowed the maximum count rate per frame to be 
estimated. The DRAM control board operates from a fixed clock crystal and will 
interrogate the DRAM at a constant rate, however the readout of the data is dependent 
on the speed at which the FIFOs can read out by the system control PC. For the 
majority of these experiments a 386DX-33 PC has been used for data collection. This 
PC can read out the 1024 data bits from 5 address pins successfully in 0.25 seconds. 
However, when asked to read out the 4096 data bits from 6 address pins the PC only 
logs approximately 2,800 errors over 0.25s. A faster 486SX-25 machine with an 
identical I/O card and software managed to collect about 3,200 pieces of data in 0.25s. 
If the ability to deal with even more events in this time frame is needed then there are 
two possibilities. Firstly, a faster I/O card in tandem with a faster PC could be 
employed to increase the rate at which the data could be read out from the FIFOs. 
Secondly, FIFOs with a larger memory capacity could be used. The current FIFOs can 
only hold 2048 pieces of data at a time. By using larger FIFOs more data could be 
stored in the FIFO buffers before being read out which would help to compensate for 
the readout time of the FIFOs by the PC.
5.3 D e c a p su la tio n  o f D R A M s.
The removal of some of the black chip casing to expose the silicon die (decapsulation) 
is done using a commercial decapsulation system, which uses bubbling concentrated
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nitric acid to bum a hole in the casing. Before this is done the exact position of the die 
must be obtained.
5.3.1 D ie lo ca tio n  u s in g  m ic ro fo ca l x -rav  system .
When looking at a fully encased DRAM chip. There is no external evidence which can 
be used to determine the exact position or size of the silicon die beneath. The fact that 
the die is usually positioned centrally within the casing gives a good indication of the 
centre point of the die. The die of course cannot be larger than the encapsulating 
material which gives us an upper limit on the die size. Some devices, although they 
may need a large number of external pins can have very small die sizes (e.g. devices 
such as 74 logic gates). Memories however, and especially DRAMs’ have a history of 
large die sizes compared to the casing size. To investigate these properties, x-ray 
images of the chips were taken using a microfocal x-ray system at DERA AQUILLA, 
Bromley, Kent. These x-rays allowed the position of the die, leadframe and bonding 
wires to be shown in relation to the external packaging. Microfocal images for a 1 
Mbit Siemens device (Figure 5.1), a 4 Mbit Hitachi ZIG-ZAG device (Figure 5.2), a 4 
Mbit Hitachi SOJ device (Figure 5.3), a 4 Mbit low power Toshiba device (Figure 5.4) 
and a 16 Mbit Hitachi SOJ device (Figure 5.5) are shown below.
Figure 5.1: Microfocal image of a 1 Mbit Siemens DRAM.
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Figure 5.2: Microfocal x-ray image of the 4 Mbit Hitachi ZIG-ZAG packaged device.
Figure 5.3: 4 Mbit Hitachi SOJ DRAM.
Figure 5.4: 4 Mbit Toshiba (Low power) SOJ DRAM.
Figure 5.5: Microfocal image of the 16 Mbit Hitachi SOJ DRAM.
Figure 5.1 shows the leadframe of the DRAM with bond wires connecting to the 
silicon die in the centre of the chip. Figures 5.2, 5.3 and 5.4 show a similar 
arrangement for the 4 Mbit devices, which all show the silicon die lying on top of the 
leadframe as indicated in Figure 5.6.
Silicon die
Pins
Figure 5.6: Cross-section of a DRAM with the silicon die lying on top of the
leadframe.
OOnn 10.OOnn
14.OOnn
Figure 5.7: Photograph of a decapsulated 16 Mbit Hitachi SOJ DRAM clearly showing
the leadframe with the die beneath it.
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However, Figure 5.5 which shows the 16 Mbit SOJ Hitachi DRAM has two distinct 
differences from the other devices. Firstly, you can see that the bond wires connect to 
pads running along the centre of the die rather than the edges as in the other devices. 
Secondly, from the position of the leadframe and the curvature of the bond wires it 
would indicate that the leadframe lies upon the silicon die. This means that if we were 
to decapsulate a 16 Mbit device we would not be able to expose the surface of the die 
easily because the leadframe would be obstructing. Figure 5.7 shows a decapsulated 16 
Mbit device which clearly shows the leadframe sitting above the die.
5 .3 .2  D eca p su la tio n  o f D R A M s using  c o n c e n tra te d  n itr ic  ac id .
The 1 and 4 Mbit DRAMs were all decapsulated using a commercial decapsulation 
system at DERA AQUILLA. The decapsulation system is an industry standard device 
regularly used in semiconductor manufacturing plants to inspect devices at different 
stages of production. The system uses fuming nitric acid to etch away the plastic 
casing material surrounding the chip. The system is arranged as shown in Figure 5.8.
Nitric acid
Figure 5.8: Schematic diagram of acid decapsulation system.
The chip is held upside down above the nozzle through which the acid is introduced. 
The size and shape of the hole which is etched is controlled by a mask which is placed 
over the surface of the device. The hole in the casing must not be allowed to get too 
large as this can render the chip unusable through a lack of mechanical strength. This 
happens because most of the mechanical strength of a DRAM device is derived from 
the black casing. The connections between the die and the leadframe via the bond
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wires are very fragile. So, when the black casing is moulded around the leadframe it is 
given a lot of extra mechanical strength. An ideal situation is for all of the die to be 
exposed with enough casing left around the edge so that there is enough support for 
the external pins. The end result of the decapsulation process on a 1 Mbit Fujitsu 
DRAM is shown in Figure 5.9.
Figure 5.9: A 1 Mbit Fujitsu DRAM after decapsulation. The whole die is exposed and 
enough casing remains around the edge to hold the external pins in place.
5 .4  M ec h a n ica l In sp e c tio n  o f  D R A M s a f te r  d e c a p su la tio n .
After undergoing decapsulation, all the DRAMs had to be inspected for any visually 
obvious damage. The wire bonds between the die and the leadframe were inspected as 
were the external pins for signs of detachment from the leadframe or the casing. The 1 
Mbit devices (all 20 pin DIP packages) passed these checks with no discernible 
damage being apparent. The 4 Mbit ZIG-ZAG device retained its mechanical strength 
but not all the die was exposed. The 4 Mbit SOJ devices had the most problems. 
Initially it was noted in some cases, as with the 4 Mbit ZIG-ZAG devices that not all of 
the die was exposed, which means that not all the active area of the chip can be 
exposed to the radiation sources. Also, there was a distinct discoloration of the surface 
of the die (See Figure 5.10) that suggests that some coating on the 4 Mbit DRAMs, 
which the decapsulation did not completely remove was still present on the die. 
DRAM dies are coated with a polyimide coating [Lan96] which is used to absorb any
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alpha particles that might be emitted from the chip casing before it reaches the die. 
Polyimide is a fairly inert material [Lan96] which is not very reactive even with 
concentrated nitric acid and so this could be the source of this coating.
Attempts to clean a particular chip with immersion in an organic solvent for a 
prolonged period did remove some but not all of the coating. This unremoved layer 
could pose problems when trying to detect lower energy alpha particles or heavy ions 
which could be absorbed in this layer. This was especially a problem for the Toshiba 4 
Mbit devices which showed a significant amount of this coating. The coating was also 
present on the Hitachi 4 Mbit SOJ devices but to a lesser degree.
Figure 5.10: A 4 Mbit Hitachi ZIG-ZAG DRAM after decapsulation with inert coating
still present on some parts of the die.
The final problem with the 4 Mbit SOJ devices was that in many cases the casing 
surrounding the DRAM was very thin and would be dissolved very quickly. This is a 
problem which causes the acid to be caught underneath the mask and therefore eat 
away at the casing beyond the boundaries of the mask. The masks for all these devices 
were rectangular in nature but the effect of the acid under the mask causes the final 
shape of the decapsulated area to be an ellipse (See Figures 5.9 and 5.10). The thinness 
of the casing in the 4 Mbit SOJ devices caused this effect be even more pronounced 
which meant that in many devices the casing had eaten away to the external pins before 
the entire die area had been exposed. In some cases this caused the external pins to lift
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away from the device and detach from the lead frame causing the device to become 
unusable. This can be shown in Figure 5.11.
Figure 5.11: A 4 Mbit Toshiba SOJ (Low power) DRAM where the pins have lifted
away from the device package.
5.5 F u n c tio n a l te s tin g  o f D R A M s a f te r  d e ca p su la tio n .
The DRAMs not rejected after functional testing were then functionally tested using 
both the ‘test_DRAM’ and the ‘forced error’ tests described earlier. The results of 
these tests are as follows.
5 .5 .1 1  M b it D evices.
All 3 decapsulated Siemens 1 Mbit devices (Siemens 1A, IB and 1C respectively) 
passed the test_DRAM test. However during the forced error test the Siemens 1A 
device showed some interesting behaviour. In the initial test the correct number of 
errors (262144) were recorded by the NIM counter. After this the system should 
report no more errors as the same data pattern is being read, written and refreshed. 
The Siemens 1A device systematically reported 8 errors for every complete
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interrogation of the chip. These errors appeared at the same memory locations each 
time. A closer inspection of the chip surface did not reveal apparent reason for the 
errors. Apart from these 8 address locations the device appeared to function normally.
For the Hyundai 1 Mbit devices, 3 devices (Hyundai 2A, 2C and 2D) passed both the 
test_DRAM and the forced error tests. One device (Hyundai 2B) failed both tests and 
was completely non-functional in that it did not appear to read or write any data. For 
both tests the data output from the DRAM was a 0000 data pattern regardless of the 
data being written in to the device. This effect could be due to data lines of the DRAM 
to be damaged in some way (to produce a constant 0000 data pattern) or for the 
control signals to the DRAM (/RAS, /CAS, /OE, /WE) not being received. The effect 
of the control signals not reaching the die would be for the DRAM being incapable of 
any function at all. Close inspection of the chip with a microscope did not reveal any 
obvious reasons for these effects to surface, the bond wires of all signals were still 
attached both to the leadframe and the die.
Three of the Fujitsu 1 Mbit devices (Fujitsu 3A, 3B and 3C) passed both of the 
functional tests. However, the fourth (Fujitsu 3D) failed the test_DRAM test and when 
operated under the forced error situation produced an endless stream of errors from 
every memory location (29 035 055 errors were recorded in 28 seconds). Again 
inspection with a microscope did not reveal any obvious damage to the die or to the 
wire bonds.
5 .5 .2  4 M b it  dev ices.
Two Toshiba (Low Power) DRAM device (Toshiba 4B and 4C) passed the 
test_DRAM and forced error tests. Toshiba 4A failed the mechanical tests because 
some of the external pins had lifted away from the device. All 3 Hitachi 4 Mbit SOJ 
devices ( Hitachi 5A, 5B and 5C) passed the functional tests without any problems. Of 
the 3 Hitachi 4 Mbit ZIG-ZAG chips, two passed the functional tests (Hitachi 6A and 
6B). Hitachi 6C did not respond to either of the functional tests. The percentage of
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devices functional after decapsulation for each of 6 types of DRAM is shown in Table 
5.2.
Table 5.2: The number of devices functional after returning from decapsulation.
Manufacturer Capacity and 
package type
Number
functional
Number
Non-functional
% of devices 
functional
Siemens 1 Mbit DIP 3 0 100
Hyundai 1Mbit DIP 3 1 75
Fujitsu 1Mbit DIP 3 1 75
Toshiba 4 Mbit SOJ 2 1 66
Hitachi 4 Mbit SOJ 3 0 100
Hitachi 4 Mbit ZIG-ZAG 2 1 66
The table clearly shows that the decapsulation process is very successful with at least 
66% of all devices being functional after decapsulation. This allowed all the devices to 
tested for the ability to act as radiation detectors. The only possible problem might be 
with the remaining polyimide coating on some of the 4 Mbit devices.
5.6 R a d ia tio n  d e tec tio n  w ith  D R A M s.
After the successful decapsulation of the DRAMs and their passing of the functional 
tests, the devices were now ready to be analysed with respect to being used as 
radiation detectors. The "DRAMs were placed in their appropriate header board which 
was connected to the DRAM control system. Most of the testing was done with small 
laboratory sources placed on top of the device as shown in Figure 5.12.
Active area
4 m m [
t
r \
Source
Silicon die
Figure 5.12: General setup of source above a 1 Mbit DRAM device placed on it’s
header board.
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The soft error rate (SER) of the various DRAMs was then measured under a variety of 
operating parameters such as operating voltage, data pattern, cycle time, particle 
energy and particle type. As DRAMs are known to be a-particle sensitive [May79, 
Cer80, Win83] these initial studies were performed with a-particle sources. Later, the 
effects of beta sources (P" and p+) and neutrons (via a converter material) were 
studied. The results of the initial a-particle experiments are split into the results for the 
1 Mbit devices and then the 4 Mbit devices. Then the p particle and neutron work, 
which involved only the 1 Mbit devices will then be presented (p particle and neutron 
tests were not performed with the 4 Mbit devices due to a fault in the 4 Mbit SOJ 
DRAM header board which made it appear that the DRAMs were not functioning).
5 .6 .1  A lp h a  p a r tic le  te s tin g  o f 1 M b it D R A M s.
5.6.1.1 Variation of soft error rate (SER) with operating volta2e.
From Equation 3.15 in Chapter 3, it has been shown that the SER of a DRAM is 
altered by the operating voltage at which the device is operated. The lower the 
operating voltage, the higher the SER. All three 1 Mbit devices (Siemens, Hyundai and 
Fujitsu) had their SER measured with different operating voltages. The a-particle 
source used in these experiments was an Americium-241 a-particle source S217.PH 
with an activity of 60.7 kBq. This will now be referred to as ‘a-source 1*. Thej
variation of SER with operating voltage for the Siemens 1C device is shown in Figure 
5.13.
Figure 5.13 shows a steady increase from an almost zero SER at 5V (a large value of 
Qcrit which results in only a small number of soft errors) to a maximum SER at 3.40 V. 
At this point, any further decrease in operating voltage causes the SER to fall very 
quickly. The rise in the SER with falling operating voltage can be fitted to an 
exponential curve. This exponential rise in SER has previously been reported by 
several workers [Haq89, Lun86] and so provides additional evidence that the DRAM 
detection circuitry is operating correctly.
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The fall off of SER below 3.40 V is very interesting and has not been reported in the 
literature. Previous work with operating DRAMs as radiation detectors, have reported 
DRAMs being operated at voltages as low as 2.0V without such effects being reported 
[Dar97, Haq89, Lun86], although one paper [Lun86] does mention a noise threshold 
at about 2.8V in 64 kbit DRAMs made by Micron, the nature of this noise or its cause 
is not elaborated upon.
This effect in my system could be due to a limitation in the DRAM control circuitry. 
The DRAM control circuitry operates at standard TTL voltages whereas a DRAM 
being operated at 3.40 V and below is not. It is possible that the circuitry cannot deal 
with these low voltages which causes the errors to be misread or even missed which 
could account for the falling SER. By extrapolating the exponential portion of the 
graph, projected SERs for voltages lower than the cut-off voltage can be obtained. 
These estimated values for the Siemens 1 Mbit DRAM are summarised in Table 5.3.
Table 5.3: Extrapolated SER values for voltages below the circuit voltage threshold
for Siemens 1C 1 Mbit device.
Device Voltage Projected SER Projected % Efficiency
Siemens 1C 3.0 15.22 0.05
Siemens 1C 2.5 61.78 0.2
Siemens 1C 2.0 250.90 0.83
Siemens 1C 1.5 1018.80 3.36
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From extrapolating the exponential part of the curve shown in Figure 5.13 a possible 
3.36% efficiency at 1.5V is calculated. This assumes that the SER against voltage 
curve continues to rise exponentially and does not plateau or drop-off at these lower 
voltage values.
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Figure 5.13: Variation of SER against operating voltage for the Siemens 1C DRAM. 
This was performed with a 1111 data pattern and a refresh cycle every 13.60 |is.
This behaviour is shown by all the devices tested (both 1 Mbit and 4 Mbit) although 
the point where the SER starts to fall off is unique for each device. Figures 5.14 and 
5.15 show the variation of the SER with operating voltage for the Hyundai 2A device 
and the Fujitsu 3A device respectively. Again both measurements were performed with 
a 1111 data pattern and a refresh time of 13.60 {is.
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Figure 5.14: SER Vs operating voltage for the Hyundai 2A device with a 1111 data
pattern and 13.60 jis refresh time.
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Figure 5.15: SER Vs operating voltage for the Fujitsu 3A device with a 1111 data
pattern and 13.60 jis refresh time.
The Hyundai device had a SER fall-off point of 3.10 V and the Fujitsu had a fall-off 
voltage of 2.90V. The Siemens device had a peak SER of 5.76 s'1, the Hyundai device 
had a peak SER of 8.27 s'1 and the Fujitsu had a peak SER of 2.29 s'1. The source 
used for these tests has an activity over 4tt solid angle of 60,7 lcBq and so the activity 
reaching the DRAM would be 30.35 kBq. This results in an extremely low detection 
efficiency for these alpha particles as indicated in Table 5.6.
Again, due to the exponential nature of the increase of the SER with respect to falling 
operating voltage, the projected SER from voltages lower than the peak SER voltage 
shown in Figures 5.14 and 5.15 can be extrapolated. The results for the Hyundai 2A 
device and the Fujitsu 3A devices are shown in Tables 5.4 and 5.5 respectively.
Table 5.4: Extrapolated SER values for voltages below the circuit voltage threshold
for Hyundai 2A 1 Mbit device.
Device Voltage Projected SER Projected % Efficiency
Hyundai 2A 3.0 18.99 0.063
Hyundai 2A 2.5 191.62 0.63
Hyundai 2A 2.0 1932.64 ' 6.37
Hyundai 2A 1.5 19492.65 64.23
Again, extrapolating down to lower voltages for the Hyundai device (See Figure 5.14) 
a projected efficiency of 64.23% at 1.5V calculated. This is again assuming that the 
SER against voltage still rises exponentially at the same rate at these lower voltages.
Table 5.5: Extrapolated SER values for voltages below the circuit voltage threshold
for Fujitsu 3 A 1 Mbit device.
Device Voltage Projected SER Projected %  Efficiency
Fujitsu 3A 3.0 1.344 0.0045
Fujitsu 3A 2.5 6.37 0.021
Fujitsu 3A 2.0 42.79 0.14
Fujitsu 3A 1.5 498 1.64
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Extrapolating down to 1.5V for the Fujitsu 3A device a projected efficiency of 1.64% 
is calculated. Again, this assumes that the exponential rise in SER is still valid at these 
voltages.
Although the device efficiencies are all extremely low, the Fujitsu device has a much 
lower SER than the other devices. It is known from the Fujitsu data sheet [Fuj91] that 
this particular device is constructed with a stacked capacitor cell, which is the most 
radiation hard of the 3 cell types (planar, stacked and trench) as discussed in Chapter 
2, The cell designs of the Siemens and Hyundai devices are unknown but a large 
number of 1 Mbit designs use planar cells rather than stacked capacitors which have 
more of a radiation response so it is possible that the Siemens and Hyundai are planar 
designs. The 4 Mbit Hitachi devices (standard power) have a similar SER response to 
the Fujitsu device and as 4 Mbit devices it is more likely for them to be constructed of 
a stacked capacitor cell than any other. However, the cell designs of the Hitachi 
devices is not known either.
Table 5.6: Efficiency of 1 Mbit DRAMs operated at their peak SER response.
Device Capacity Peak SER 
(s'1)
Source activity in 2k 
(kBq)
% Efficiency
Siemens 1Mbit 5.76 (±0.15) 30.35 0.0191(± 0.0005)
Hyundai 1Mbit 8.27 (±0.16) 30.35 0.0275(± 0.0005)
Fujitsu 1 Mbit 1 2,29 (± 0.07) 30.35 0.0076(± 0.0001)
This has been a major problem throughout this work, as we are dealing with 
commercially available products the companies in question are very reticent to part 
with information regarding their devices. Only some companies e.g. Siemens and 
Micron publish any material at all regarding the SER testing of their devices [Sie92, 
Sie96, Mic97]. The possible reasons for variations in SER discussed above is based on 
data available in the literature regarding prototype devices, which are regularly 
published in the literature but as the final design of the devices is not known these 
conclusions cannot be definitive.
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5.6.1.2 Variation of SER with g-particle energy.
a) Problems with the a-particle sources.
The variation of SER with a-particle energy experiment produced some expected 
results and some very unexpected ones. The response of DRAMs to different a  
energies was initially investigated using a-source 1. Different a-particle energies were 
then produced by using a series of thin aluminium foils to attenuate the a ’s. These 
experiments were performed on the Siemens 1C device and a SER against voltage 
curve similar to the one shown in Figure 3.22 [Car87] was obtained. An unexpected 
problem occurred when a-source 1 was needed by another student. When a second 
source, ‘a-source 2’ was obtained, which had a similar source radius and had a higher 
activity of 70.8 kBq. However, when this source was used with the Siemens 1C device 
the count rate was much lower than that for the a-source 1. Initially it was thought 
that there was a electronic problem within the system that was causing the problems. 
So, as a double check the a-source 1 was borrowed again for a few minutes. The SER 
with a-source 1 was the same as before so any electronics problem could be ruled out.
It was then suggested to check the sources with another piece of equipment, like an 
alpha particle spectrometer. The energy of the a-particles after they had been 
attenuated was not known, it had been intended to use the Departments alpha 
spectroscopy system, whi'ch incorporates a silicon photodiode as a detector [Goo87] 
to measure the alpha spectrum of the aluminium-foil attenuated alpha particles. The 
spectrometer was calibrated with a triple a-particle reference source S216.PH, which 
has a-particle full energy peaks at 5.16 MeV (239Pu), 5.81 MeV (244Cm) and 5.49 MeV 
(241Am). The calibration spectrum was acquired with a 4 mm source to detector 
distance in an light tight evacuated enclosure.
The spectrometer system has a finite resolution which is limited by electronic noise in 
the system. This can be measured by inputting very narrow pulses into the electronics 
system and measuring the FWHM of the peak recorded by the multichannel analyser
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(MCA). The pulse height of these pulses can be adjusted to mimic the pulse height of a 
particular energy. The FWHM of the alpha spectrometer calibrated using the triple a- 
particle reference source was measured using this method was found to be 0.02 MeV 
at 5.46 MeV.
Two spectra using the calibrated system of the suspect a-source 2 (which produced 
the lower than expected SER) were then taken. The initial spectra was acquired whilst 
the light tight enclosure was evacuated. This gave a spectrum with a full energy peak 
at 5.46 MeV with a FWHM of 0.02 MeV. This spectra was obtained to ascertain that 
a-source 2 had an a-particle full energy peak at the correct energy.
The second spectra acquired is shown in Figure 5.16. This spectra was also acquired in 
the light tight enclosure with a 4 mm source-detector distance but this time enclosure 
was at atmospheric pressure. The spectrum had a single a-particle peak at an energy of
5.07 MeV with a FWHM of 0.12 MeV.
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Figure 5.16: Spectrum from Am-241 a-source 2 (S093.PH) at atmospheric pressure 
and a 4 mm source-detector distance. The full peak energy is 5.07 MeV with a
FWHM of 0.12 MeV.
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The other source, a-source 1 was then tested and the spectrum shown in Figure 5.17 
was obtained. This spectrum was also acquired in a light tight enclosure and a fixed 
source detector distance of about 4 mm. This was done so that the peak recorded is a 
close a representation of the spectrum the DRAM was exposed to as the separation 
between the DRAM and the source is also approximately 4 mm.
Channel number
Figure 5.17: Spectrum from Am-241 a-source 1 (S217.PH) at atmospheric pressure 
and a 4 mm source-detector distance. The full peak energy is 3.03 MeV with a FWHM
of 1.13 MeV.
The spectrum in Figure 5.17 from a-source 1 is markedly different from that of a- 
source 2. The centroid of the peak lies at a much lower energy (3.03 MeV with a 
FWHM of 1.13 MeV) than it should and there is a long low energy tail instead of the 
sharp peak expected from the monoenergetic decay of an alpha particle. The same 
effect is seen when 6 pm of aluminium foil is placed between the detector and a - 
source 2 as shown in Figure 5.18 although the low energy tail is not as pronounced.
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Figure 5.18: Spectrum of Am-241 a-source 2 with 6 jam aluminium foil at atmospheric 
pressure with a 4 mm source-detector distance. The full peak energy is 3.69 MeV with
a FWHM of 0.36 MeV.
The similarities between Figures 5.17 and 5.18 can be seen in the broader peaks and 
the low energy tails caused by straggling. Both these a-sources are what is called 
‘technically unsealed’ due to the fact that a-particles can be fully absorbed in such a 
small thickness of material that fully encapsulating them in plastic like other sources is
J
not possible. To solve this a-sources are usually supplied on a thin metal disk. In the 
centre of the disk on one side an amount of a-emitter is deposited on the surface of the 
disk at it’s centre. The a-emitting part of the disk is usually about 5 mm in diameter. 
The full diameter of the metal disk is usually about 20 mm. This allows an 
unattenuated beam of a-particles to be emitted from the surface of the disk. There are 
several problems with this arrangement, firstly it is possible for the a-emitter to be 
scratched or rubbed away from the main disk. The second problem is that it is possible 
to allow more material to be deposited on the a-emitting part of the disk. This is what 
seems to have happened to a-source 1 in this case. Inspection of the a-emitting
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surface revealed a film of material covering the surface. At the very edges of the a- 
emitting surface the edges of the film could be seen. It is very possible that at some 
point fluid had been spilt on the surface of the source and the residue left behind after 
the liquid evaporated. The layer would then be responsible for the attenuation of the a- 
particles from the surface. This was very worrying as a-source 1 had been labelled on 
it’s container as an Am-241 reference source!
b) SER against a-energy for Siemens 1C device.
Using a-source 2 and various aluminium foils it was possible to produce the graph 
shown in Figure 5.19. It shows the same behaviour as a similar graph in the literature 
which is shown as Figure 3.22a in Chapter 3 [Car87]. To produce a similar graph to 
Figure 3.22a it is necessary to normalise the data to the maximum count rate and this 
is what has been done in Figure 5.19. The Hyundai and Fujitsu chips produced very 
similar graphs.
a  energy (MeV)
Figure 5.19: SER against a-particle energy for the Siemens 1C device with a 1111 
pattern and 13.60 ps refresh cycle time.
The errors on the data points in Figure 5.19 are due to the fact that the energy peak of 
the alpha particles when they have been attenuated have become broadened (see
138
Figures 5.16 and 5.18). All the spectra however still have a discernible peak, even 
when 12 pin of Al foil was placed between the detector and the source (see Figure 
5.20). The alpha energy data points in Figure 5.19 are taken from the energy at which 
the highest count rate is observed and the error bars are the FWHM of that peak as 
indicated in Figure 5.20.
Channel number
Figure 5.20: a-source 2 with 12 jum of aluminium absorber at RTF.
a-source 1 produced the highest SER in this test with the characteristic falling off of 
SER with increasing and decreasing a-particle energy. This also provided a useful 
source for many of the other tests to be performed. Figure 5.19 shows the very low 
SER for the true Am-241 (a-source 2) peak of 5.486 MeV but the good response of 
the a-source 2. It was decided for the other tests where the effect on the SER of on 
parameters other than a-particle energy should be performed using the a-source 2. 
This was so the experiments could be performed at the optimum a-particle energy as 
well as the optimum operating voltage. This is so that the data for the other tests could 
be collected as quickly as possible. So, the tests regarding SER against operating 
voltage, cycle time and data pattern were all performed using a-source 2.
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5.3.1.3 Variation of SER with memory pattern.
Another factor affecting the SER of DRAMs is the memory pattern that is imposed on 
the DRAM. As previously discussed, cell SEs and bitline SEs will contribute more or 
less to the total SER depending on the data pattern. The variation of SER with data 
pattern was investigated for all three 1 Mbit devices using a-source 1 and a refresh 
cycle time of 13.60 |is. Each device was powered at its peak SER operating voltage as 
described above. The DRAMs were operated with 5 different memory patterns; 0000 
0001 0011 0111 and 1111. These patterns were chosen because they start off with an 
all zeroes pattern and a ‘1’ is added on in each subsequent package until we have all 
ones.
The first DRAM to be tested was the Siemens 1C device which produced the results in 
Figure 5.21.
Data pattern
Figure 5.21: Data pattern sensitivity of Siemens 1C DRAM at 3.40 V and a 13.60 \is
refresh cycle time.
It can be seen from Figure 5.21 that the SER of the Siemens device is quite immune to 
data pattern showing very little variation with the 5 data patterns. Figures 5.22 and
5.23 show the variation in SER for the Fujitsu and Hyundai chips’ respectively.
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Data Pattern
Figure 5.22: Data pattern sensitivity of Fujitsu 3A chip at 2.90 V and a 13.60 \is
refresh cycle time.
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Figure 5.23: Data pattern sensitivity of Hyundai 2A chip at 3.10 V and a 13.60 |J.s
refresh cycle time.
The Fujitsu chip behaves in a similar fashion to the Siemens device in that it has a more 
or less constant SER regardless of data pattern. The Hyundai device however seems to
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have a very strong pattern dependency. There is absolutely no response to a 0000 data 
pattern at all. There is a gradual increase in SER with each *1* added to the pattern 
with the maximum SER occurring with the 1111 data pattern. It w ould suggest that 
the Hyundai chip has bit lines and sense amplifiers which are very SE insensitive as the 
‘O’ to ‘1’ transition is indicative o f bitline SE ’s. This is the only 1 M bit test in which a 
device has shown a radical departure from the responses o f other type chips.
5.3.1.4 Variation of SER with cycle time.
As m entioned in Chapter 3, the SER of a DRAM  is also dependent on the cycle time of 
the device. There should be a gradual decrease in SER with increasing cycle time. 
Figure 5.24 shows the variation in SER with cycle time for the Siemens 1C device. 
Y ou can see there is a decrease in the SER when the cycle time o f the system is made 
longer.
T im e  (n s )
Figure 5.24: Variation in SER with cycle time for Siemens 1C device at 3.40 V and a
1111 data pattern.
The results are similar to graphs produced in the literature describing this effect 
[Car87]. The other devices showed similar responses to a change in cycle time.
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5.6.2 a-particle testing of 4 Mbit DRAMs.
The testing o f the 4 M bit devices is not as complete as that for the 1 M bit DRAM s. 
This was due to a fault which had not been noticed in the 4 M bit SOJ DRAM  header 
board. This fault gave the impression that many of the 4 M bit SOJ devices were faulty 
when they were not. The problem  was due to some loose connections in the 4 data 
lines connecting the controller board to the DRAM  header board. This meant that the 
data lines would only w ork sporadically. This problem was easily fixed by permanently 
soldering the connections in place. This is the reason why none of the 4 M bit devices 
feature in the later w ork on p and neutron detection as this work was carried out when 
the devices were considered non-functional.
5.6.2.1 Variation in SER with operating voltage.
All the tests in this section were performed using the ‘a-source 1* Am-241 source that 
had been attenuated to an approximately 3.1 M eV peak.
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Figure 5.25: Variation in SER with operating voltage for the H itachi 5C D RAM  with a
refresh cycle time o f 13.60 (is.
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The Hitachi devices (5C and 6A) had low SERs (less than 3 s '1) and the Hitachi 5C 
device had double the SER of the Hitachi 6A chip. This could be due to the fact that 
one chip was a B release device in a ZIG-ZAG package (Hitachi 6A) and the other was 
a later C release device in a 26 pin SOJ package (Hitachi 5C). Modifications made to 
the chips to cure a minor problem (such as overheating, current surges or voltage 
spikes) could alter the SER up or down. The SER response caused by these changes 
does not really interest the manufacturers. The devices have a SER o f close to zero (1 
soft error in 109 operating hours) at normal operating conditions o f 5V pow er and still 
encapsulated [Sie92]. So, the effect o f these design changes on a decapsulated chip 
exposed to an alpha source is not easy to predict. Figures 5.25 and 5.26 show the SER 
against operating voltage curves for the Hitachi 5C and 6A devices respectively.
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Figure 5.26: Variation in SER with operating voltage for the H itachi 6A  DRAM  with a
refresh cycle time o f 13.60 ps.
Their peak SER is around the same value as that for the 1 M bit Fujitsu device. They 
also show the sharp fall off o f SER with ever decreasing voltage. The peak SER
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voltage for the Hitachi 5C device is 2.65 V and the peak SER voltage for the Hitachi 
6A device is 3.08 V. The large variation in peak SER voltage between the two Hitachi 
devices suggests some fairly major revisions were performed between the two releases 
o f  the chip. The response o f these devices suggests that the fall off o f SER at low 
voltages is either a common effect in all modern CMOS DRAM s (older NMOS 
devices did not show this effect and could be run at 2.0 V or lower) o r that there is a 
sensitivity problem  at the FPGA device when operating at these low er voltages.
The final 4 M bit device tested was the Toshiba 4B (Low Power) 4 M bit SOJ DRAM. 
All the other DRAM s tested (both 1 M bit and 4 Mbit) were standard pow er versions. 
The low pow er versions are designed for use in portable instrumentation because of 
their low pow er consumption and small standby current. I had not found any 
information in the literature concerning radiation effects in these low pow er chips. The 
SER against operating voltage curve for the Toshiba 4B device is shown in Figure 
5.27.
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Figure 5.27: Variation in SER with operating voltage for the Toshiba 4B D RAM  with
a refresh cycle time of 13.60 (is.
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The results for the Toshiba 4B device were quite startling. The Toshiba device had a 
peak SER of 224.25 at 2.84 V. This is 25 times higher than the Hyundai device, which 
was the m ost sensitive 1 M bit device. This was certainly not expected given the fact 
that 4 M bit devices are constructed using stacked capacitor technology, which are less 
sensitive to SE ’s. I checked this result by testing another one o f the Toshiba devices, 
which also produced an SER in excess of 200 s '1 at its peak voltage. This is 75 times 
m ore efficient than the nearest 4 M bit device. The actual efficiency o f this device is 
0.75%. The efficiencies o f these devices is shown in Table 5.7.
Table 5.7: Efficiency o f 4 M bit DRAM s operated at their peak SER response.
Device Capacity Peak 
Voltage (V)
Peak SER
(s*1)
Source activity 
in 2xc (kBq)
% Efficiency
Hitachi 5 4 Mbit 2.65 2.99 (±0.05) 30.1 0.01
Hitachi 6 4 Mbit 3.08 1.13 (±0.02) 30.1 0.0038
Toshiba 4 Mbit 2.84 224.25 (±1.35) 30.1 0.745
The trend in the standard pow er devices has been for the SER o f the 4 M bit devices to 
be low er than the 1 M bit chips. This seems to be a form o f reverse scaling with circuit 
improvements actually causing the SER to go down as the device capacity increases. 
Siemens have published data on their 4 M bit and 16 M bit devices, both o f which used 
trench capacitors [Sie92, Sie96]. Their 4 M bit device has a cell capacitance o f  40 fF 
[Sie92], whereas their 16 M bit device has a cell capacitance o f 80 fF [Sie96]. If  other 
sem iconductor manufacturers are following similar guidelines, this could well explain 
the decrease in sensitivity going from 1 M bit devices to 4 M bit devices as Qcrit is 
directly proportional to Cceii the memory capacitance.
I f  we w ork this in reverse for the Toshiba device, then a 1 M bit low pow er device 
m ight have an SER 3-4 times greater than the 4 M bit device used in these experiments. 
Unfortunately this has not been performed due to the unavailability o f 1 M bit low 
pow er DRAM s from the suppliers that supplied the DRAM s used in these experiments. 
As m ore dense DRAM s (64 M bit and higher) become available the availability o f the
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smaller devices decreases as they become obsolete. These obsolete chips can only then 
be obtained from specialist suppliers and the devices are usually quite expensive.
S.6.2.2 Variation in SER with a-particle energy.
The only chip to be tested for a-energy response was the Toshiba 4B device as this 
m ight have a very interesting response. The higher count rate could be due to the fact 
that the Toshiba device might have a much broader energy response. In other words a 
higher sensitivity at high or lower a-energies could be the cause o f increased SER seen 
in these chips. The SER against a-energy graph is shown in Figure 5.28.
a  energy (MeV)
Figure 5.28: Variation in SER with a-particle energy for Toshiba 4B device.
Figure 5.28 shows that the Toshiba 4B device does have a different SER response 
from  that o f the Siemens 1C device. It would appear that the SER o f the Toshiba 
device falls off more sharply at higher energies than the Siemens 1 M bit device but the 
response at lower energies for the Toshiba device is much flatter than that o f the 
Siemens device. It is this extra sensitivity at lower alpha particle energies that might be 
partly responsible for the much greater SER shown by the Toshiba 4B DRAM . This
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result is important for neutron detection as the alpha particle emitted in the 6Li (n, a )  
reaction has an energy (after passing through the converter) o f 2-3 MeV.
5 .6 .2 3  Variation in SER with data pattern.
All three 4 M bit devices were tested to see if they exhibited any m arked behaviour with 
respect to memory pattern as seen in the Hyundai 1 Mbit device. Again, a-source 1 
was used, the devices were operated at their peak SER voltage with a refresh cycle 
time of 13.60 jas. The five data patterns 0000, 0001, 0011, 0111 and 1111 used in the 
1 M bit tests were used. The results are shown in Figures 5.29, 5.30 and 5.31 for the 
Toshiba 4B, Hitachi 5C and Hitachi 6A devices’ respectively.
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0000 0001 0011 0111 1111 
D ata  Pattern
Figure 5.29: Data pattern sensitivity o f Toshiba 4B chip at 2.84 V and a 13.60 |is
refresh cycle time.
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Figure 5.30: Data pattern sensitivity of Hitachi 5C chip at 2.65 V and a 13.60 (is
refresh cycle time.
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0000 0001 0011 0111 1111 
D a t a  P a t t e r n
Figure 5.31: Data pattern sensitivity o f Hitachi 6A chip at 3.08 V and a 13.60 jus
refresh cycle time.
The 4 Mbit devices do show some SER variation with memory pattern although the 
effect is not as marked as with the 1 Mbit Hyundai device. In contrast to the Hyundai 
device the variation in SER with data pattern shown by the 4 M bit devices is not a 
simple trend. Unlike the Hyundai device whose SER increases as each ‘1’ is added to 
the original 0000 data pattern, the 4 M bit devices do not show any definite trend.
The Toshiba 4B device has a reduced SER with the 0001 and 0111 data patterns (See 
Figure 5.29). The 0001 data pattern has a SER which is 58% o f the maximum SER
and the 0111 pattern has an SER which is 75% of the maximum SER. The Hitachi 5C
1
device has a lower SER with the 0000 and 0111 data pattern (See Figure 5.30) but the 
fractions o f the maximum SER that they display are similar to the Toshiba device (61% 
for the 0000 pattern and 75% for the 0111 data pattern).
The most interesting result is that o f the Hitachi 6A device. This device had it’s highest 
SER for a 0000 pattern and it’s lowest for a 1111 pattern (See Figure 5.31). In 
contrast to the 1 Mbit Hyundai device the Hitachi 6A device SER falls with the 
addition of T ’s to the data pattern. The 0001 and 0011 data patterns have an SERs 
that are 77% o f the maximum SER with the 0000 data pattern, the 0111 pattern is 
69% of the maximum SER and the 1111 pattern is 64% of the maximum. The Hitachi
6A device still has a SER response at the 1111 pattern whereas the Hyundai had zero 
SER at 0000 data pattern. This result also indicates the differences between the two 
different Hitachi devices that come from two different revisions o f the same chip. 
These differences were suggested by the different peak SER rates o f the two devices 
and that the peak SERs occur at different operating voltages.
5.7 Using a  DRAM  as a  positron detector.
A fter the devices had been characterised, the DRAM  detection system  was taken to the 
M RC Cyclotron Unit, Hammersmith Hospital for a period o f one week. This was to 
see if the system could be used to detect positrons. The positron emitters used in the 
test are listed in Table 5.8.
Table 5.8: Positron emitters used in tests at M RC Cyclotron U nit [Ran98].
Emitter Half-life E Average Ejyiax
Fluorine-18 109.68 min 245 keV 635 keV
Carbon-11 20.4 min 394 keV 970 keV
Germanium-68 270.82 days 600 keV 1.9 M eV
Oxygen-15 2 min 7 2 1 keV 1.7 M eV
The system was setup in a laboratory at the M RC and was interfaced to a laptop 
com puter housing an I / O  card and running the control software. Local pow er supplies 
were also used. The system was fully checked and was found to be functioning. This 
was very encouraging as it proved that the system could function as a portable system, 
which could be easily interfaced with computers and power supplies on-site.
The laboratory in which the experiments were performed was extremely well lit from  a 
large window looking over a large open space. This created a problem  that had not 
been seen before, the DRAM  chips used (Siemens 1C, Hyundai 2A, Fujitsu 3A) were 
light sensitive under these conditions. Again the 4 M bit devices were not used due to 
the as then undiscovered fault in the 4 M bit header board. The system control PC
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reported a very large num ber o f errors if  the chips were exposed to direct sunlight. The 
laboratory where the a-particle tests were performed did not have this effect on the 
chips. The light intensity did not have to drop significantly for the effect to cease, the 
errors stopped when the chip was shadowed by either a hand or when a translucent 
latex glove was placed over it. W hen the chips were originally decapsulated at DERA 
AQ UILLA it was m entioned that the chips might be sensitive to ultraviolet (UV) light 
and that they might have to be operated in a darkened environment [Chi98].After the 
D RAM  was placed in a darkened environment, two background counts
were taken. The first, which lasted 2120 seconds did not record  any SEs at all. The 
second background count was performed overnight for a total o f 64012 seconds (17.8 
hours) and seven SEs were recorded. These results formed the basis o f a background 
threshold (an SER o f 1.1 x lCT4 s '1) that m ust be exceeded for any soft errors recorded 
to be regarded as ‘true’ counts.
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Figure 5.32: p+ and p ' spectra from  ^C u. The shift up in energy o f the P* peak due to 
electrostatic repulsion from protons in the nucleus can be clearly seen [Eva55].
Positrons are not emitted in a monoenergetic transition like a-particles, they are 
em itted in a continuous spectrum up to an energy E mm- A P' spectrum  starts from  zero 
energy and goes up to E Max whereas a p+ spectrum does not start from  zero but is 
shifted up in energy. This is because when the positron is produced in the nucleus it 
feels an electrostatic repulsion from the positively charged protons in the nucleus, 
which gives it some additional kinetic energy. This is illustrated in the p spectra from
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64Cu, which is both a (3+ and (3' emitter shown in Figure 5.32. Soft errors from (3 
emitters were not very likely as results from  early DRAM  detector test [May79] 
showed negative results. Also, M onte Carlo simulations o f the interactions o f positrons 
with DRAM s [Pap95] suggested that positrons listed in Table 5.8 would not deposit 
enough energy in the sensitive area o f the DRAM. However, these simulations were 
not o f these particular devices being used in these tests and the fact that the model 
used to describe the semiconductor structure was much simplified. The simulations had 
also suggested that only the very highest energy positrons in the high energy tail o f the 
spectrum  m ight be able to contribute to soft error generation. Therefore it was decided 
to  proceed with these experiments to either confirm or deny that soft errors can 
produced by these positron emitters.
5.7.1 Exposure of DRAMs to Fluorine-18 exposed wires.
Six different experiments were performed with the four different positron emitters 
listed in Table 5.8. The first experiment performed was to expose the Siemens 1C chip 
to some wires soaked in Fluorine-18 solution (FDG). A small plastic holder had 2 thin 
(70 pm  thick) wires attached to it in the shape o f an X. The plastic holder was then 
held placed on top o f the D RA M  so that the wires were held 3-4 m m  above the surface 
o f  the DRAM  die. The activity o f the wires was measured in a well counter before the 
acquisition was started. The activity (decay corrected) at the beginning o f the 
acquisition was approximately 2.2 pC i (81.4 kBq). The acquisition took 2.54 hours in 
total so the 1SF  had gone through at least one half-life. Unfortunately no soft errors 
were seen in this particular experiment. There was no response from  either the Fujitsu 
or Hyundai device in this experim ent
5.7.2 Exposure of DRAMs to a vial of Fluorine-18.
In an attem pt to increase the activity o f 1SF  (again in a FDG solution) presented to the 
DRAM s, we placed the 1SF into a small plastic (2ml) vial. The vial was placed direcdy 
over the DRAM , the distance from  the base o f the vial to the die was again 3-4 mm.
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The activity o f the l8F at the start o f the acquisition was 159 iiCi (5.88 M Bq). The 
acquisition took exactly 3600 s (1 hour). As with the first experiment, there were no 
soft errors recorded. However, it was then realised that the thickness o f the plastic vial 
(~1 mm) could have sufficiently attenuated the P+’s so that they could not be detected. 
One millimetre o f plastic would attenuate the highest energy 18F positrons (635 keV) 
down to an energy o f 408 keV, so the majority of positrons would be at an even lower 
energy. To overcome this obvious problem a different m ethod o f containing the 
solution was devised.
5.7.3 E xposure  of D R A M s to 18F. n C an d  l3Q in a latex bath .
To get the FDG solution as close to the DRAM  die as possible we decided to 
improvise a way of holding the solution very close to the DRAM  die. W e cut the finger 
tip off a latex surgical glove and used it as a bath in which to pour the solution. The 
arrangement is shown in Figure 5.33. This arrangement was used with a new glove tip 
for each new solution.
A c t i v e  s o l u t i o n  L a t e x  b a t h
P i n s
Figure 5.33: Drop o f FDG solution in a latex bath which was directly in contact with
the DRAM  die.
From  Figure 5.33 it can be seen that the solution sits directly on top o f the DRAM  die 
with only the thickness o f the latex glove (-100  |im ) separating the activity from the
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DRAM . Exposing the DRAM  in this way was performed using 3 different positron 
emitters, 18F, UC and 150 .  The maximum energy o f 635 keV for the 18F would be 
attenuated by 22 keV by the glove. The n C Emax of 970 keV w ould be attenuated by 
21 keV  and the 150  Emax of 1.7 M eV would be attenuated by 20 keV.
W ith 18F  FDG solution o f 28 pCi activity, no soft errors were detected in an 
acquisition period o f 68530 seconds. Next a solution containing carbon-11 (which has 
a higher E Max than 18F) with approximately 4 pCi activity was placed in another latex 
glove tip and placed on the detector. Again after an acquisition lasting 14000 seconds 
no soft errors were detected by the system. The last emitter to be tried was Oxygen-15 
in the form  o f l50  labelled water.
150  has the shortest half life of all the emitters (only 2 minutes) but it has a high E Max of
1.7 M eV. An activity o f 13 pCi was placed in a latex glove tip above the DRAM  and 
after an acquisition lasting 1431 seconds (approximately 12 half-lives) no soft errors 
were detected (the total number o f disintegrations in this time w ould have been 4.70 x 
107). The final test performed with a positron source was to place a thin wire (about 20 
pm  thick) soaked in a solution o f 68Ge on the DRAM . The wire was contained in a thin 
plastic walled vial. The diameter o f the vial was small enough for it to  sit directly on 
top o f the DRAM  die (the vial had rounded edges and was cleaned and checked for 
any dust o r grit that could scratch the die). The activity o f the wire was approximately 
2 pCi. The wire was left to count for a little over 1 day ( 97145 seconds o r 26.98 
hours). Again, no soft errors above the background were detected in this case.
From  these experiments it can be seen that 1 M bit DRAM s (the 4  M bit devices were 
not used in these experiments) are not sensitive to the amount o f ionisation charge 
produced by positrons traversing the sensitive area o f the D R A M  device. Although, 
unsuccessful in the detection o f positrons the experiments did reveal the light 
sensitivity o f these devices to natural sunlight o f which we were previously unaware, 
even though they had been operated in an (artificially) lit laboratory at the University 
o f Surrey.
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5.8 Using a DRAM as a neutron detector.
The experiments on the 1 M bit DRAM s (again the 4 M bit devices were not used due 
to the then undetected fault in the 4 M bit header board) as neutron detectors were 
perform ed at the Imperial College research reactor at Silwood Park in Ascot. The 
reactor is a CONSORT-II reactor which operates at 100 kW . Previous w ork has 
shown that DRAM s can be used as thermal neutron detectors using converter layers 
containing relevant isotopes [Dav85, Lun86, Haq89] with a high cross section for the 
(n ,a) reaction as discussed in Chapter 3. In these experiments the isotopes used were 
10B and 6U
Unlike previous experiments which aluminium foils coated with the converter or using 
6LiF TLD chips in front o f the devices to act as a converter, it was decided to deposit 
the converter layer directly onto the DRAM  die surface. This was perform ed at the 
Royal Naval College, Greenwich using a standard semiconductor evaporation system. 
Elemental Li ions when deposited on a silicon surface will migrate into the silicon 
quickly [Bru98] causing device failure. The lithium m ust be in the form  o f a compound 
so that the lithium ions cannot migrate. The compound used in these tests was lithium 
fluoride (LiF), The lithium used was enriched to 95% 6Li with the remaining 5% being 
7Li. On one test Fujitsu chip a 4.5 jam layer was deposited on the surface. For the other 
three chips a layer of 3 Jim was deposited [Bru98].
The experiments were perform ed in three positions around the beamline on the 135° 
face o f the reactor. The three positions were in the reactor hall itself, in the beam with 
the beam shutter closing off the beamline and in  the beam with the shutter retracted.
The total neutron flux in the unshuttered beam (determined by 3 manganese foils) was 
8.64 x 104 (± 1.4 x 104) n cm"2 s'1. The gamma and neutron dose rates around in these 
positions are listed in Table 5.9 along with a final position when a crude polyethylene 
shield was used in order to reduce the neutron dose to the peripheral circuitry.
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The experiments on the devices took place over two days. On the first day, two sets o f 
experiments were performed. The three 1 M bit devices were irradiated bare (with no 
neutron converter present) in the various positions described above and an extra 
Fujitsu device which had already been coated with a LiF layer (~ 4.5 |Hm thick) was 
also tested.
Table 5.9: Dose rates around the 135° neutron beam  at the 100 kW  CONSORT-H
reactor at Silwood Park, Ascot.
Position P artic le  type Dose R a te  (p,Sv/hr)
Out of beam T 10
Out of beam n < 1
In beam  (shutter closed) Y 14
In beam  (shutter closed) n 4
In beam (shutter open) y 34.8
In beam (shutter open) n 900
In beam (polyethylene shielding) n 250
The DRAM s were operated as detectors in 4 different environments. These were 
background, exposed to a Gadolinium-148 a-source, exposed to the neutron beam 
uncovered and exposed to the neutron beam sheathed in a cadmium cover. The 
neutron spectrum from the reactor contains thermal, epithermal and fast neutrons. The 
cadmium cover is used to estimate the contribution from thermal and resonance 
neutrons by the cadmium difference method. Cadmium has a high radiative capture 
cross section for neutron energies lower than 0.4 eV where is drops rapidly and 
remains low for higher neutron energies [Kno89]. The cadmium sheath is used to filter 
out the response to thermal neutrons so that the response o f the DRAM s to neutrons 
above 0.4 eV energy only can be determined. The ratio between the activity m easured 
by an uncovered detector to the activity m easured by the same detector covered by a 
cadm ium  cover is known as the c a d m i u m  r a t i o .
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The 148G d source used in these experiments was at a distance o f 4 mm from the 
DRAM  die (as in the previous a-particle tests). A TRIM  [Zie85j simulation o f this 
arrangement gives an average alpha energy striking the die surface to be 2.64 MeV. 
The source had an activity o f 1.96 kBq. In each case the DRAM  was operated for a 
period o f 20 minutes after which the number o f soft errors were counted. The results 
for the each o f the unconverted devices are shown in Tables 5.10, 5.11 and 5.12. The 
Siemens device showed a definite response to the 2.46 M eV peak from  148G d source. 
D irect neutron induced errors were also detected in both counts perform ed with the
D R A M  exposed to the neutron beam. The device also showed a large drop in SER 
when the cadm ium  shielding was in place. Taking the average of the two 
m easurem ents for the uncovered beam  this gives a cadm ium  ratio for the Siemens 
D RAM  of 10.5:1. This would indicate that the majority o f direct neutron induced 
errors in the Siemens device are caused by thermal neutrons.
Table 5.10: Neutron results on uncoated Siemens device. The device was operated at 
3.4 Volts, a 1111 data pattern and a refresh time o f 13.60 ps.
Test C ounts T im e (min) SE R  (s'1)
Background 0 20 0
o00,,d"
1539 20 1.2825
In beam uncovered (a) 12 20 0.01
In beam  uncovered (b) 9 20 0.0075
In beam  (cadmium) 1 20 0.0008
Table 5.11: Neutron results on uncoated Hyundai device. The device was operated at 
3.1 Volts, a 1111 data pattern and a refresh time o f  13.60 ps.
Test C ounts T im e (min) S E R  (s’1)
Background 0 20 0
K oo O p. 816 20 0.68
In beam  uncovered (a) 18 20 0.015
In beam  uncovered (b) 29 20 0.0242
In beam  (cadmium) 0 20 0
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T ab le  5.12: Neutron results on uncoated Fujitsu device. The device was operated at 
2.9 Volts, a 1111 data pattern and a refresh tim e o f 13.60 jus. This device proved to be 
very erratic in it’s response suggesting device failure.
Test C ounts T im e (min) SE R  (s'1)
Background 19 20 0.0158
148G d 934 20 0.778
In beam  uncovered (a) 330 20 0.275
In beam  uncovered (b) 0 20 0
In beam (cadmium) 0 20 0
The Hyundai device also showed a reasonable response to the 148G d source. The 
Hyundai device actually produced a slightly higher SER from direct neutron induced 
interactions. No counts were recorded for the DRAM  when exposed w ith the cadmium 
shielding, which suggests that thermal neutrons were responsible for the direct neutron 
induced response. Assuming that one count had occurred with the cadmium cover in 
place and taking the average o f the two uncovered measurement gives a cadmium ratio 
o f 23.5:1 for the Hyundai device.
The ratio o f peak SER o f the Hyundai device to that o f the Siemens device for a -  
particles was 1.4:1. Taking the ratio o f their neutron responses gives a higher Hyundai 
to Siemens ratio o f 1.8:1.
The Fujitsu device showed a considerable background count when operated out o f the 
beam. As the device was operated in the background situation, the counts were 
m onitored as they occurred on a counter/timer. The counts did no t occur at a steady 
rate  as had been observed in the other devices but instead the count rate  would jump 
by 3 or 4 counts at a time and then not register any events for a long period. In the 
previous a-particle testing o f other devices, this behaviour had been observed before 
and was indicative o f a malfunctioning device whose response w ould vary quite 
considerably. This problem  is compounded by the fact that this is not a  continuous
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fault but an intermittent one, which makes it difficult to assign a particular count as 
being faulty or true.
It can be seen that the Fujitsu device has a similar 148G d a-particle response to  both the 
Siemens and the Hyundai device, although in the original a-particle testing o f these 
devices that the Siemens and Hyundai devices had an average SER at least 3 times that 
o f  the Fujitsu device. This erratic behaviour was confirmed by the results from the 
exposure o f the device to the neutron beam  uncovered. In the initial count we recorded 
330 errors, which was not expected but on the second count no events were recorded 
at all.
The result from  the cadmium covered DRAM  is consistent with the Fujitsu and 
Siemens device results but as we already had evidence o f the instability o f this device 
this result could not be trusted. The test Fujitsu device (with 4.5 |nm o f 6LiF converter) 
was then tested. The results from  the two tests perform ed are shown in Table 5.13.
T ab le  5.13: Results from  Fujitsu (4.5 pm ) device operated with a 1111 data pattern, 
2.9 Volts and a refresh time o f 13.60 jxs.
T est C ounts T im e (m in) S E R  (s-1)
Background 0 20 0
In beam  uncovered 117 20 0.0975
From  Table 5.13 it can be seen that the Fujitsu device with a converter layer had a 
higher SER than either o f the bare Siemens or Hyundai devices. The improved count 
rate  w ould suggest that neutrons are being converted into a-particles and being 
detected. This device did not undergo a count with the cadmium cover in place as this 
but taking into account the results from  converter coated Siemens and Hyundai devices 
m easured with the cadmium cover, it may be assumed that as with the direct neutron 
induced counts, the soft errors are thermal neutron induced. The results from the 3 
devices coated with a 3 jum layer of 6LiF are shown in Tables 5.14, 5.15 and 5.16.
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Table 5.14: Neutron tests for 3 pm coated Siemens device. Tests were performed with
a 1111 data pattern, 3.4 Volts and a refresh time of 13.60 ps.
T est C ounts T im e (min) SE R  (s’1)
Background 0 20 0
148Gd 9 20 0.0075
In beam  uncovered 8 20 0.0067
In beam  (cadmium) 0 20 0
The Siemens device did show some response to neutron exposure. Again the 
background over 20 minutes was zero counts. The 148Gd response is much low er than 
before but the a-particles which have already been attenuated by 4 mm o f air are now 
also attenuated by 3 pm  o f 6LiF, This means that the mean energy o f the a-particles is 
even low er than before at 1.48 M eV as calculated using the TRIM  M onte Carlo code 
[Zie85]. The device again showed some response when exposed to the full neutron 
spectrum and did not respond when the cadmium cover was in place. This again 
suggests that thermal neutrons are the dominant SE causing particle. The results for 
the Siemens device are not as good as the 117 counts detected by the Fujitsu device 
coated with 4.5 pm  of converter. The Hyundai device has a better response to  the 
148G d source and the bare neutron beam than the Siemens device. This device has a 
low er SER than the Fujitsu device coated with 4.5 pm  of converter. Again, when the 
cadm ium  cover was used no counts were recorded.
T ab le  5.15: N eutron tests for 3 pm  coated Hyundai device. Tests were performed 
with a 1111 data pattern, 3.1 Volts and a refresh time o f 13.60 ps.
T est C ounts T im e (min) SE R  (s'1)
Background 0 20 0
148Gd 335 20 0.279
In beam  uncovered 14 10 0.023
In beam  (cadmium) 0 10 0
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Table 5.16: Neutron tests for 3 jam coated Fujitsu device. Tests were performed with
a 1111 data pattern, 2.9 Volts and a refresh time of 13.60 |is.
Test C ounts T im e (min) SE R  (s’1)
Background 36 20 0.03
usG d 131 20 0.109
In beam  uncovered 45 20 0.0375
In beam  cadmium (a) 88 20 0.073
In beam cadmium (b) 3 20 0.0025
The Fujitsu device was still showing erratic behaviour after it was coated with 6LiF. 
Again, it was the only device to record errors during the background count (the errors 
occurred in little bursts as the device did before coating). A second cadmium test was 
perform ed after the initial cadmium count produced a higher SER than the bare beam 
test. This second count had a SER 10 times lower than the background count. The 
results from this Fujitsu device again had to be discarded.
All three devices which had 3 jam o f 6LiF deposited on them gave a lower SER than 
when they were uncoated. Their SERs were also lower than the Fujitsu device which 
had 4,5 jam of converter deposited on it. The Fujitsu device is the least sensitive o f the 
1 M bit DRAM s to a-particles, yet the Fujitsu device with 4.5 jam o f converter gave 
the largest SER. This suggests that something has happened to the DRAM s that were 
coated with 3 jam of 6LiF as they had slightly lower neutron counts than when they 
were uncoated. It is possible that the DRAM s were damaged in some way when the 3 
jam devices were coated that did not occur when 4.5 jam o f converter was deposited 
on the initial Fujitsu device. It is also possible that the converter layer did not deposit 
properly to the surface o f the silicon die for these devices.
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Chapter 6: Conclusions and further work
6.1 Conclusions.
In  this w ork a portable high speed digital DRAM  readout system was constructed. The 
system is designed to w ork with 1 Mbit (256k x 4 bit), 4 Mbit (1 M bit x 4 bit) and 16 
M bit (4 Mbit x 4bit) DRAMs. Currently 1 Mbit D IP packages, 4 M bit 20 pin SOJ 
packages, 4 Mbit 20 pin ZIG-ZAG packages and 16 Mbit 26 pin SO J packages are 
supported by the 4 header boards which have been designed and constructed. D ue to 
the m odular nature o f  the system more header boards supporting other package types 
can easily be added. The system was designed to be easily transportable and quick to 
setup in different locations. This was demonstrated very successfully on the two 
occasions the system was transported to  the M RC Cyclotron Unit, Hammersmith 
H ospital in London and to the Imperial College Reactor Centre, Ascot. Both times it 
was transported in a single carrying case on public transport. The system functioned 
correctly during it’s time at both locations, which demonstrated that the system was 
robust enough to survive being transported around.
The design o f  three module system o f system PC, controller board and header board 
lent itself well to rem ote inspection applications (as it was designed hopefully to do) as 
only the DRAM  header board is exposed to the radiation field as dem onstrated in the 
neutron experiments whilst the other system components are kept in a shielded area. 
This proved useful as the header board did become activated during the neutron tests 
at the reactor centre. The header board was exposed to the neutron beam for a to tal o f 
6 hours and did show some activity (7-8 Bq) above background at the end o f  the 
testing cycle.
The controller board in these experiments was attached to the header board by a ribbon 
cable only 2 feet long, which was long enough to keep the controller board out o f  the 
neutron beam. However, a simple ribbon cable can carry the D RAM  control signals
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effectively over several tens o f feet [Hor89], and a fully shielded cable properly 
buffered and terminated could switch cleanly over a hundred feet or more.
The a-particle response o f both the 1 Mbit and 4 Mbit DRAM  devices was studied to 
ascertain the optimum operating conditions for each device with respect to operating 
voltage, m em oiy pattern and cycle time. All 6 devices showed the same general 
behaviour with respect to operating voltage. As the operating voltage was decreased 
the SER displayed from the device rose until a peak SER was obtained. I f  the 
operating voltage was decreased even further then the SER w ould fall very quickly to 
zero. This seems to be due to  a limitation in my current electronics design which if 
corrected could yield a much higher SER. The voltage at which this drop-off occurs is 
unique to each device type tested and the peak SER voltages vary between 2.85V and 
3.40V. Due to the exponential nature o f  the rise in SER with operating voltage, very 
precise and stable pow er supplies are needed to operate a DRAM  based detection 
system. A  variation in the operating voltage o f  a few tenths o f  a volt can cause a large 
variation in the SER recorded as indicated in Figures 5.13, 5.14, 5.15, 5.25, 5.26 and 
5.27 in Chapter 5. The peak SERs (at optimum voltage, memory pattern, cycle time 
and with the same incident alpha particle spectrum) o f the standard pow er devices fell 
in a  range from 1.13 s'1 (Hitachi 6A) to 8.27 s'1 (Hyundai 2A), whereas the low pow er 
device tested (Toshiba 4B) showed a SER o f 224.25 s"1, which is m ore than 25 times 
higher than that o f  the m ost sensitive standard power DRAM . Further experiments 
w ith low pow er 1 Mbit devices were not carried out due to an unavailability o f  these 
parts but this avenue should continue to  be explored as the 0.75% efficiency o f the low 
pow er 4  Mbit Toshiba device would suggest that an even greater efficiency could be 
achieved.
The DRAM s also showed varying responses to the memory data pattern used. Two o f 
the devices, the 1 M bit Fujitsu and the 1 Mbit Siemens device did not show any 
variation in their SER with the data pattern used. Two devices showed quite distinct 
trends with data pattern. The Hyundai 1 Mbit device had zero SER with the 0000 data 
pattern and only started to respond when the 0001 data pattern was used, it had it’s
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highest SER with the 1111 data pattern. In contrast the Hitachi 6A device had it’s 
low est SER with the 1111 data pattern and it’s highest with the 0000 data pattern. The 
other devices had varying responses with different data patterns but all had their 
highest SER with the 1111 data pattern.
The reasons for the extreme variation in response with data pattern for the 1 Mbit 
Hyundai and 4 Mbit Hitachi 6A devices are not clear. The data would suggest that the 
Hyundai device has radiation hard bitlines and sense amplifiers as there were no counts 
from the 0000 data pattern. However, the Hyundai has sensitive memory cells so errors 
begin to occur when ‘l ’s are added to the data pattern. The data from the Hitachi 6A 
device would suggest that the bitlines and sense amplifiers are sensitive to radiation as 
the more ‘0 ’s that were added to the data pattern the higher the SER became.
Studies o f  the effect o f cycle time on the SER showed that the DRAM s as operated for 
these tests were being operated at their peak response (20 M Hz system clock with a 
13.60 (is refresh cycle time). W hen the cycle time o f the system was lengthened from 
it’s initial position the SER o f the system would decrease. This confirmed that the 
system as originally designed, operated the DRAM s at their peak cycle time.
This w ork has shown that the standard pow er devices had a lower sensitivity to  alpha 
particles with the efficiencies o f these devices being well below 1%. However, the low 
pow er Toshiba device tested did show a significantly better response with an efficiency 
o f  0.75% . This is interesting because the 4 Mbit standard pow er devices were 
exhibiting peak SERs 2-3 times lower than some of the 1 Mbit devices tested. If  this 
argument were to be reversed in the case o f  the low pow er device then an efficiency o f 
between 1-2% may be obtained for a 1 Mbit low pow er device. Experiments involving 
1 M bit low pow er devices were not perform ed because we were not able to obtain any 
o f  these devices from our usual suppliers.
This w ork has also dem onstrated the failure o f  the so-called ‘scaling’ law applied to the 
SER response o f  devices. Scaling has always assumed that as DRAM s get denser and
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the memory cell area gets smaller that the capacitance o f the cells will be reduced 
causing an increase in the soft error sensitivity. We have found that this is not the case. 
In the devices we have tested the soft sensitivity among standard pow er devices has on 
the whole decreased as DRAM s have gone from 1 Mbit to 4 M bit densities. This 
supports data released by Siemens [Sie92, Sie96], which indicates that between their 4 
M bit devices and 16 Mbit devices the memory cell capacitances have risen by a factor 
o f  4 and not fallen as scaling would assume. I f  a similar effect has taken place between 
the 1 M bit and 4 Mbit devices then this would explain the fall in SER when going to 4 
M bit devices. Also, improvements in the isolation o f  the memory cells from other 
possible charge sources could be responsible for the decrease in SER. The continued 
reduction in cell sizes and cell to cell spacing has made the effect o f  charge leakage 
between adjacent memory cells a problem. Improved cell isolation to minimize this 
effect would also isolate the cells from other charges such as electron-hole pairs 
produced in a soft error event.
The 1 Mbit devices irradiated with positrons at the M RC Cyclotron Unit did not 
register any soft errors at all, confirming previous suggestions that positrons would not 
be sensitive to the amount o f charge deposited by a positron in the sensitive area o f  a 
DRAM  [May79, Pap95]. The standard pow er 4 Mbit devices due to  their lower 
sensitivity would not be expected to register any soft errors with positron sources. I 
would not expect the low pow er Toshiba 4B device to be sensitive to positrons either. 
Although it has a far greater SER with alpha particles, it’s SER response with a -  
particle energy is very similar to the 1 Mbit devices and so has a low sensitivity at low 
a-particle energy. Again, the lower LET o f  a positron com pared with that o f  an a -  
particle could not deposit enough charge in the sensitive areas o f  the device. However, 
if further reductions in the device operating voltage can be achieved, which in turn 
decreases the value o f Qcnt needed to produce soft errors it might be possible to detect 
positrons with a DRAM  based detector.
The preliminary neutron detection experiment at the Imperial College Reactor Centre 
produced some results that were difficult to interpret. All the devices before being
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coated responded to the 148G d a-source and did record some counts when exposed to 
the neutron beam. The number o f these counts were reduced by covering the DRAM  
with a cadmium filter. This behaviour was exhibited by all three 1 M bit devices that 
were tested.
The response o f the devices after being coated with ^ i F  was not as expected. A 
Fujitsu device with -4 .5  jam o f  6LiF coated on it had a significantly higher SER than 
the Siemens and Hyundai devices each o f which were coated with 3 jam o f 6LiF. This is 
unusual because the Fujitsu device has the lower peak SER with a-particles o f all three 
1 M bit devices. The Siemens and Hyundai devices do respond to thermal neutrons 
after coating but the SER produced is not much higher than when they were exposed 
uncoated.
A coating was certainly deposited on these chips because it could be visibly seen and 
also because the SER from the 148G d source was much lower due to the attenuation o f 
the a-particles through the converter layer. The results from the 4.5 jam coated Fujitsu 
device w ould indicate that a thicker converter layer should yield even more soft errors 
from  thermal neutrons. However, there will be an optimum thickness o f converter 
where the maximum number o f  alpha particles with sufficient energy (after being 
attenuated in the converter itself) to cause soft errors will be produced. The energy 
which can be detected and hence the thickness o f converter that can be tolerated will 
depend on the voltage that the DRAM  can be operated at. The low er the operating 
voltage the thicker the converter layer can be.
6.2 Suggestions for further work.
There are some avenues for further study with regards to DRAM s as a-particle and 
neutron detectors. The electronics system was designed for portability with regards to 
ease o f  transport in mind. The system has operated successfully in 3 different 
environments, the laboratory at Surrey, an electronics laboratory at the M RC 
Cyclotron Unit and the reactor hall at the Imperial College R eactor Centre in Ascot.
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The header board dimensions are 10 cm by 10 cm square and the height o f  the board is 
about 2 cm. With regards to neutron detection, this means that the board can be 
introduced into many areas in and around a reactor site. This accessibility could make a 
D RAM  a useful detection tool in spite o f  having a lower efficiency than other 
detectors. Using new design techniques the size o f the header board could be reduced 
significantly.
The current DRAM  header board is based on standard through hole chips (that is the 
chip is inserted into holes on one side o f  the board and soldered in place from the 
opposite side) which can take up large amounts o f PCB area as the signal traces have 
to be routed around the holes. The existing header boards only have components on 
one side o f  the board. M any DRAM s such as the SOJ devices (such as the 4 Mbit low 
pow er Toshiba chip) are based on so-called ‘surface m ount’ technology. Surface mount 
devices as the name suggests are placed directly on the PCB surface and soldered 
directly to the signal tracks. Surface m ount devices are much smaller than the 
equivalent through hole device, so a header board based on surface m ount technology 
w ould have a much smaller area. The current header boards are 4 layer PCBs (2 signal 
planes, pow er and ground planes) but it is possible to construct PCBs with 6, 8 o r even 
12 layers. A  new 6 layer header board (4 signal layers, pow er and ground planes) with 
components placed on both sides could easily reduce the area o f  the header board to 
smaller than that o f a  credit card and only 10 mm in thickness.
If  required, these types o f PCB design modifications could be applied to  the controller 
board itself to make the system very small and light. The system has already been 
tested using a laptop com puter at the M RC Cyclotron Unit and so an even smaller and 
m ore lightweight portable system is not unfeasible.
The effects o f memory cell design enhancements suggest that going to  16 Mbit devices 
w ould result in no improvement in the SER o f  DRAMs. To get a greater SER rate than 
I have observed with the best off the shelf device (4 Mbit low power) Toshiba would 
require the use o f 1 Mbit low pow er devices.
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I f  low pow er 1 M bit devices are as sensitive in comparison to standard pow er devices 
as they are in the 4  Mbit generation then efficiencies o f  between 1-2% could be 
obtained for a-particles o f  - 3  M eV energy, which would make them suitable for 
detection o f alpha particles produced in an (n ,a) reaction in a 6Li converter.
Unfortunately, I believe that using DRAM s for positron detection with commercially 
available devices is not possible under current conditions. It is possible that 
modifications to the electronic circuitry that would allow the DRAM s to operate at 
voltages as low as 2.0V might reduce the value o f Qcrit down to a level where positrons 
might be detected.
The erratic results from the neutron tests w ould suggest the many improvements could 
be made to the deposition process used to apply the converter film to the DRAM  die. 
I f  this could be achieved then a more definitive set o f neutron results could be obtained 
along with some more data from neutron irradiations o f  some low pow er devices. 
Again, if low pow er devices in general are more sensitive then they are the way 
forw ard with regards to radiation detection with commercially available DRAM s.
Another key to success with regards to future w ork will lie in the cooperation o f  the 
D RA M  manufacturers. O ther workers have obtained specially prepared DRAM s 
directly from manufacturers [Win83, May79, Yan79] that would not be available off 
the shelf. During this w ork I have concentrated on using off the shelf components, 
partly because this is one o f  the advantages o f using DRAM  based detectors but also 
because manufacturers were very reluctant to part with any information regarding their 
devices. M anufacturers are producing new devices every 18 months to  2 years and 
with out the support o f  a manufacturer it can be very hard to keep up with 
developments and then usage as radiation detectors.
The only other way o f  continuing to develop a DRAM -style detector would be to 
design and construct a custom  made chip tailored for soft error sensitivity. However, 
this takes away some o f the advantages that made DRAMs attractive as radiation
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detectors in the first place, which were that they were cheap and readily available. 
However, the increase in sensitivity that might be achieved could outweigh the cost 
arguments.
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A p p e n d i x  A :  C  c o d e  o f  t h e  D R A M . E X E
c o n t r o l  p r o g r a m .
This appendix contains the full C code for all the functions within the DRAM .EXE 
system control program. There are 13 functions listed in this appendix. The major 9 
functions are linked together as seen in the flow chart in Figure A l. The remaining 4 
functions are used to provide pauses in the program  (PAUSE.C and LJPA U SE.C) and 
to setup the I / O  card (SET_IO.C) and to provide a default state for the I/O  card pins 
(INT_ST.C).
Figure A l:  Flow chart o f  the DRAM .EXE com puter program.
The C code in /* bold */ type are comments which are ignored by the C compiler and 
are used to explain what each particular piece o f code is doing. The C program s are 
listed in the following order,
a) DRAM .C
b) S E T JO .C
c) INT_ST.C
d) PA USE.C
e) L_PA USE.C
f) M ENU.C
g) INIT.C
h) PATTERN. C
i) CH_RATE.C
j) SET_PARA.C 
k) START.C 
1) FFJR ST.C  
m) SYS_RST.C
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/* THIS PROGRAM WAS WRITTEN BY:
SHAUN HARVEY 
PHYSICS DEPARTMENT 
UNIVERSITY OF SURREY 
GUILDFORD 
SURREY.
*/
/* Set up a ll  the function prototypes that are needed. */
void main (void); /* Where the program s ta r ts  */
void menu (void) ; /* Main menu. Set up + control of system */
void Setup_IoMap(void); /* The in i t ia l  sta te  of the i/o  card ports */
void in it ia l is e ( in t  pa ttern ,in t b in_rate,float cyc_time);
/* Allows access to choose_pattern,choose rate  and set_param */
void choose_pattern(int *pattern);
/* This sets the data pattern in the Altera */
void choose_rate(int *bin_rate,float *cyc_time);
/* This chooses the refresh rate  for the Altera */
void fifo_reset(void); /* This empties(RESET1s the FIFO's*/
void system_reset(void); /* This resets the programmable logic */
void set_jparam(int pa ttern ,in t bin_rate,float cyc_time);
/* This loads the value of choose_rate and choose pattern into 
the programmable logic */
void pause(void);
/* A Pause command to sa tisfy  I/O card timing needs */
void EF__check (void) ;
/* The main function which reads data from FIFO's */ 
void init_state(void) ;
/* The in i t ia l  power up sta te  of the I/O card */
void ff_chk(void);
void long_pause(void);
/* A longer pause function */
/* Define data types that are used */
in t pattern;
/ *  The integer representing the data pattern 0-15 OR 0000-1111 */
in t bin_rate;
/* The integer representing what the refresh counter */
float cyc_time;
/* The float that stores the refresh time in  microseconds */
unsigned dio;
/* dio is  the base address of the brain boxes i/o  card */
in t key_code;
/* key_code is  a variable that the value read by the getch() command is  assigned to  */
in t i ;
/* The integer used in the delays for the i/o  card to recover */ 
long in t p;
/* The integer used in the delays so that screen messages can be read */
/* #includa f ile s  which hold many function prototypes */
#include <stdio.h>
^include <conio.h>
^include <stdlib.h>
#include <math.h>
a )  DRAM.C
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iinclude <time.h>
#include <h:\c-progs\sys_rst.c> 
ff include <h:\c-progs\ff_rst.c> 
ff include <h:\c-progs\set_para.c> 
ff include <h:\c-progs\ch_rate.c> 
ffinclude <h:\c-progs\pattern. c> 
ffinclude <h:\c -p ro g s\in it.c>
#include <h:\c-progs\menu.c> 
ffinclude <h:\c-progs\set_io,c>
Sinclude <h:\c-progs\pause.c> 
finclude <h:\c-p rogs\s ta rt.c> 
ffinclude <h:\c-p rogs\in t_st.c> 
ffinclude <h:\c~progs\ff_chk.c>
(finclude <h: \c-progs\l_pause. c>
/* The main function shows hello messages, asks user to press a key or escape. 
Waits u n til key is  pressed and then acts accordingly */
void main(void)
{
tex tco lo r(14) ; /* Set the text colour */
textbackgraund(5); /* Set the background colour */
c lrserO ; /* CLEAR THE SCREEN.PLACE CURSOR AT POSITION(1,1)*/
p r in tf{"\n\n DRAM CONTROL SYSTEM by S.Harvey \n") ;
p r in tf (“ t##«#«f#*»##t**#*####t#########\n\n") ;
p r in tf{" This program controls and sets up a dynamic DRAM tes t. \n")
p r in t f (" Press a key to continue or ESC to e x it." );
fflush(std in); /* Clears or FLUSHES the keyboard buffer */
key_code=getch () ; /* When a key is  pressed the code is  passed
to key_code variable and tested */
i f  (key_code=-27) { /* IF ESC pressed, end the program */
p r in tf ("\a\n\n ESC key pressed  Program Terminated");
exit(O); } /* Exit the program */
else (
dio = 776; /* Set DIO Base Address */
Setup_IoMap(); /* Call function to configure the ports */
menu 0 ;  /* Go to menu for other commands */
}
} /* End of function */
177
b )  S E T J E O .C
/* THIS PROGRAM WAS WRITTEN BY:
SHAUN HARVEY 
PHYSICS DEPARTMENT 
UNIVERSITY OF SURREY 
GUILDFORD 
SURREY.
*/
/* This function sets the brain boxes i/o  ports for in it ia l is e  stage */
void Setup_IoMap(void)
{
pause();
outp{dio+3,155) ; /* PORT A#1 B#1 C#1-L0W C#1-HIGH INPUTS */
pause{);
outp(dio+7,136) ; /* PORT A#2 B#2 C#2-L0W C#2-HIGH OUTPUTS */
pause () ;
outp(dio+4,91);
/ *  In it ia l  state  of 01011011 for fifo  MR,RD and RA which active LOW */ 
pause() ;
} /*  End of function */
c )  I N T _ S T . C
/* THIS PROGRAM WAS WRITTEN BY:
SHAUN HARVEY 
PHYSICS DEPARTMENT 
UNIVERSITY OF SURREY 
GUILDFORD 
SURREY.
*/
/ *  This function sets up the in i t ia l  I/O card control line states */
void init_state(void)
{
pause();
outp (dio+4, 91) ,* /* This is  the (1, 0, 0,1, 0,1,1) FIFO inactive sta te  */
pause () ;
) / *  End of Function */
d )  P A U S E .C
/* THIS PROGRAM WAS WRITTEN BY:
SHAUN HARVEY 
PHYSICS DEPARTMENT 
UNIVERSITY OF SURREY 
GUILDFORD 
SURREY.
*/
/* This provides a short pause which allows the I/O card to recover */
void pause(void)
{
/* print f ('"');
for(i=0; i< ll; i++); 
p rin tf ('""); */
} /* End of function */
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e )  L _ P A U S E . C
/* THIS PROGRAM WAS WRITTEN BY:
SHAUN HARVEY 
PHYSICS DEPARTMENT 
UNIVERSITY OF SURREY 
GUILDFORD 
SURREY.
*/
void long_pause(void)
{
for(i=0; i<3000; i++) ;
} /* End of Function */
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f )  MENU. C
/* THIS PROGRAM WAS WRITTEN BY:
SHAUN HARVEY 
PHYSICS DEPARTMENT 
UNIVERSITY OF SURREY 
GUILDFORD 
SURREY.
*/
/* The menu function is  the backbone of the program and calls many of 
the sub-functions used to control the system */
void menu(void)
I
in t inputflag=0;
/* The variable which determines whether the loop should be continued */
in it_ s ta te (); /* Go to Setup__IoMap which configures the i/o  card for in i t ia l  setup */
outp(dio+4,75); /* Reset system */
long_pause(); 
long_pause();
in it_ s ta te ();
long_pause();
outp(dio+4,27); /* Reset FIFO's */
long_pause () ;
long_pause() ;
in it_ s ta te () ;
long_pause{) ;
c lrsc rO ; /* Clears the screen */
fflu sh (std in ); /* Flushes the keyboard buffer */
while (inputflag==0) { 
inputflag=Q;
/ *  This while loop decides whether a condition for leaving the menu has been met.
When the menu is  f i r s t  entered inpuflag is  set to 0 as above so the menu can 
entered.When each option is  called i t  w ill go to the relevant function and 
then go back to the menu as inputflag=Q a fte r each call.This while loop can 
only be escaped through the exit() command in  option 1). */
printf("Choose an option 1,2,3,4 or ESC to ex it.\n \n " );
p rin tf ("1) Initiali-se system parameters.\n") ;
p rin tf ("2) Start Acquisition.\n");
p rin tf ("3) Reset FIFO 's.W );
p rin tf ("4) Reset System.\n");
fflush(std in);
key_code=getch () ; /* Gat a keypress */
i f  (key_code==27){ /* ESC is  ASCII Decimal code 27 */
p r in tf ("\a\n\nESC Pressed.. . .Program Terminated."); 
e x i t (0); } /* EXIT the program */
else i f  (key_code==49) { /* 1 is  ASCII Decimal code 49 */
in it ia l is e  (pattern, bin_rate, cyc__time) ;
/* Go to in i t ia l i s e () function */
inputflag=0;
/* After returning from in i t ia l i s e ( ) ,Go back to the menu */
)
else i f  (key_code==50){ /* 2 is  ASCII Decimal code 50 */
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EF_check(); 
fflush(std in );
inputflag=0;
}
/* Check the EF flag at s ta r t  of acquistion */
/* 3 is  ASCII Decimal code 51 */
/* After returning from fifo_reset, go back to 
menu */
/* 4 is  ASCII Decimal code 52 */
/♦■After returning from system_reset,go back to 
menu */
else i f  (key_code==51){ 
fifo_ rese t(); 
inputflag=0; }
else i f  (key_code==52){
system^reset();
inputflag=0; )
else{
p rin tf(" \a " ) ; /* Audible beep usually associated with errors */
c lrscr () ;
inputflag=0; /* Go back to s ta r t  of manu() function */
}
} / * End of menu loop */
/* END OF FUNCTION */
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g )  I N I T . C
/* THIS PROGRAM WAS WRITTEN BY:
SHAUN HARVEY 
PHYSICS DEPARTMENT 
UNIVERSITY OF SURREY 
GUILDFORD 
SURREY.
*/
/* This function allows you to choose data pattern and refresh rate  */
void in it ia l is e ( in t  pa ttern ,in t b in_rate,float cyc_time)
{
int input flag=0,- /* When function entered, go straight to the menu */
c lrscr (); /* Clear the screen */
while (inputflag==0) { /* S tart of the menu */
inputflag^O;
printf("Choose 1,2 or ESC to get back to previous Menu. \n \n"); 
p r in t f ("1) Set DATA PATTERN. \n\n"); 
p r in t f ("2) Set REFRESH RATE. \n\n"); 
printf("3) Load Parameters. \n \n");
fflush (stdin) ,* /* Flush (Clear) the keyboard buffer */
key_code=getch() ; /* Get a keypress */
i f  (key_code==27) ( /* ESC is  ASCII Decimal code 27 */
inputflag=l; /* Return to menu() function */
)
else i f  (key_code==49){ /* 1 is  ASCII Decimal code 49 */
choose__pattern (&pattern) ; /* goto choose pattern function*/
}
else i f  (key_code==50){ /* 2 is  ASCII Decimal code 50 */
choose_rate(&bin_rate,Scyc_time); /* goto choose rate  function*/
}
else i f  (key_code==51){ /* 3 is  ASCII Decimal Code 51 */
set_param(pattern,bin_rate, cyc_time); /* goto to set parameters */
}
else {
p rin tf(" \a " ) ; /* Audible heap */
c lr s c r () ;
inputflag=0; /* Return to s ta r t  of in i t ia l i s e () function */
}
}
c lr s c r ()? /* Clear the screen */
} /* End of function */
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h )  PA TTER N . C
/* THIS PROGRAM WAS WRITTEN BY:
SHAUN HARVEY 
PHYSICS DEPARTMENT 
UNIVERSITY OF SURREY 
GUILDFORD 
SURREY.
*/
/* This function chooses the data pattern and returns a pointer *pattern 
which holds the value of the data pattern chosen which is  used in  the 
function set_param */
void choose_pattern(int *pattern)
{
in t inputflag=0; /* When entering function go strigh t to menu */
c lrscrO ; /* Clears the screen */
fflush(std in); /* Flush (clear) the keyboard buffer */
while (inputflag==0) { /* Start of menu */
inputflag=Q;
p r in tf ("\nChoose one of the 16 following Data patterns"); 
p rin tf("\nor ESC to go the previous menu.");
p r i n t f ( " \ n \ n ( A ]  : 0 0 0 0 \ t [ B ]  : 0 0 0 1 \ t [ C ]  : 0 0 1 0 \ t ( D j  : 001 1") ;
p r i n t f ( " \ n \ n [ E ]  : 0 1 0 0 \ t [ F ]  : 0 1 0 1 \ t [ G ]  : 0 1 1 0 \ t [H ]  : 0 111") ;
p r i n t f ( " \ n \ n ( I ]  : 1 0 0Q \ t [ J ]  : 1 0 0 1 \ t [ K ]  : 1 0 1 0 \ t [ L ]  : 1 01 1") ;
p r i n t f ( " \ n \ n [ M ]  ; 1 1 0 0 \ t [ N ]  : 1 1 0 1 \ t [ O )  : 1 1 1 0 \ t [ P ]  : l l l l \ n \ n " ) ;
key_code=getch<); /* Get a keypress */
i f  (key_code==27){ /* Code 27 is  ESC key */
inputflag=l; /* Exit the menu */
/* Check i f  key pressed is  CAPITAL A or lowercase a */
else i f  (key_code=-65){ /* ASCII Code 65 is  key A */
p r in tf ("\n\n0000 Selected.");
*pattern=0; /* Place 0 into *pattarn */
inputflag=l; /* Exit menu */
}
else i f  (key_eode==97){ /* ASCII Coda 97 is  key a */
p r in tf ("\n\n0000 Selected.");
*pattern=Q; /* Place 0 into *pattem */  
inputflag=l; } /* Exit menu */
/* Check i f  key pressed is  CAPITAL B or lowercase b */
else i f  (key_code==66){ /* ASCII Code 66 is  key B */ 
p r in tf ("\n\n0001 Selected.");
*pattern=l; /* Place 1 into ^pattern */ 
inputflag=l; } /* Exit menu */
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else i f  (key_code==98){ /* ASCII Code 98 is  key b */
prin tf (“\n\n0001 Selected.");
*pattern=l; /* Place 1 into ^pattern */ 
inputflag=l; ) /* Exit menu */
/* Check i f  key pressed is  CAPITAL C or lowercase c */
else i f  (key_code==67){ /* ASCII Code 67 is  key C */
p r in tf ("\n\n0010 Selected.");
*pattern=2; 
inputflag=l; }
else i f  (key_code==99){ /* ASCII Code 99 is  key c */
p r in tf ("\n\n001Q Selected.");
*pattern=2; 
inputflag=l; }
/* Check i f  key pressed is  CAPITAL D or lowercase d */
else i f  (key_code==68){ /* ASCII Code 68 is  key D */
p r in tf ("\n\n0011 Selected.");
*pattern=3; 
inputflag=l; }
else i f  (key_code==100){ /* ASCII Code 100 is  key d */ 
p r in tf ("\n\n0011 Selected.");
*pattern=3; 
inputflag=l; }
/* Check i f  key pressed is  CAPITAL E or lowercase e */
else i f  (key_code==69){ /*  ASCII Code 69 is  key E */
p r in tf ("\n\n0100 Selected.");
*pattern=4; 
inputflag=l; }
else i f  (key_code==101){ /* ASCII Code 101 is  key e */ 
p r in tf ("\n\n0100 Selected.");
*pattern=4; 
inputflag=l; }
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/* Check i f  key pressed is  CAPITAL F or lowercase f */
else i f  (key_code==70){ /* ASCII Code 70 is  key F */
p r in tf ("\n\n0101 Selected.");
*pattern=5; 
inputflag=l; }
else i f  (key_code==102){ /* ASCII Code 102 is  key f */ 
p r in tf ("\n\n0101 Selected.");
*pattern=5; 
inputflag=l; )
/* Check i f  key pressed is  CAPITAL G or lowercase g */
else i f  (key_code==71){ /* ASCII Code 71 is  key G */
p r in tf ("\n\n0110 Selected.");
*pattern=6; 
inputflag=l; )
else i f  (key_code==103){ /* ASCII Code 103 is  key g */ 
p r in tf ("\n\n0110 Selected.");
*pattern=6; 
inputflag=l; }
/* Check i f  key pressed is  CAPITAL H or lowercase h */
else i f  (key_code==72){ /* ASCII Code 72 is  key H */
p r in tf{“\n\n0111 Selected.");
*pattern=7; 
inputflag=l; }
else i f  (key_code==104){ /*  ASCII Code 104 is  key h */  
p r in tf ("\n\n0111 Selected.");
*pattern=7; 
inputflag=l; }
/* Check i f  key pressed is  CAPITAL I or lowercase i  */
else i f  (key_code==73){ /* ASCII Code 73 is  key I  */
p r in tf ("\n\nl000 Selected.");
*pattern=8; 
inputflag-1; }
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else i f  (key_code==105){ /* ASCII Coda 105 is  key i  */ 
p r in tf{"\n\nl000 Selected.");
*pattern=8; 
inputflag=l; }
/* Check i f  key pressed is  CAPITAL J or lowercase j */
else i f  (key_code==74){ /* ASCII Code 74 is  key J */
p r in tf ("\n\nl001 Selected.");
*pattern=9; 
inputflag=l; }
else i f  (key_code==106){ /* ASCII Code 106 is  key j */ 
p r in tf ("\n\nl001 Selected.");
*pattern=9; 
inputflag=l; }
/* Check i f  key pressed is  CAPITAL K or lowercase k */
else i f  (key_code==75){ /* ASCII Code 75 is  key K */
p r in tf ("\n\nl010 Selected.");
*pattern=10; 
inputflag=l; }
else i f  (key_code==l07){ /* ASCII Code 107 is  key k */ 
p r in tf ("\n\nl010 Selected.");
*pattern=10; 
inputflag=l; }
/* Check i f  key pressed is  CAPITAL L or lowercase 1 */
else i f  (key_code==76){ /* ASCII Code 76 is  key L */
p r in tf ("\n\nl011 Selected.");
*pattern=ll; 
inputflag=l; }
else i f  (key_code==108){ / *  ASCII Code 108 is  key 1 */ 
p r in t f ("\n\nl011 Selected.");
*pattern-ll; 
inputflag=l; }
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/* Check i f  key pressed is  CAPITAL M or lowercase m */
else i f  (key_code==77){ /* ASCII Code 77 is  key M */
p r in tf ("\n\nll00 Selected.");
*pattern=12; 
inputflag=l; )
else i f  (key_code==109){ /* ASCII Code 109 is  key m */
p r in tf ("\n\nll00 Selected.");
*pattern=12; 
inputflag=l; }
/* Check i f  key pressed is  CAPITAL N or lowercase n */
else i f  <key_code==78){ /* ASCII Code 78 is  key N */
p r in tf ("\n\nll01 Selected.");
*pattern=13; 
inputflag=l; )
else i f  (key_code==110){ /* ASCII Code 110 is  key n */ 
p rin tf ("\n\nll01 Selected.");
*pattern=13; 
inputflag=l; }
/* Check i f  key pressed is  CAPITAL O or lowercase o */
else i f  (key_code==79){ /* ASCII Code 79 is  key 0 */
p r in tf ("\n\nlllO Selected.");
*pattern=14; 
inputflag=l; }
else i f  (key_code==lll){ /* ASCII Code 111 is  key o */ 
p r in tf ("\n \nlll0  Selected.");
*pattern=14; 
inputflag=l; }
/* Check i f  key pressed is  CAPITAL P or lowercase p */
else i f  (key_code==80){ /* ASCII Code 80 is  key P */
p r in tf (" \n \n llll  Selected.");
*pattern=15; 
inputflag=l; }
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else i f  (key_code==112){ /* ASCII Code 112 is  key p */ 
p rin tf (" \n \n llll  Selected.");
*pattern=15;
inputflag=l; )
/* I f  no valid keypresses */
i
else {
i
p rin tf(" \a " ); 
inputflag=0; 
c lrs c r ();
} IiI
> !
clrscr (); i
} /* END OF FUNCTION */
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i )  CH RATE. C
/* THIS PROGRAM WAS WRITTEN BY:
SHAUN HARVEY 
PHYSICS DEPARTMENT 
UNIVERSITY OF SURREY 
GUILDFORD 
SURREY.*/
/ *  This function chooses the refresh rate  for the system.It returns the 
floating point pointer *cyc_time which is  the refresh time in micro­
seconds and the in t pointer *bin_rata which is  the number the refresh 
counter must be loaded with. */
void choose_rate (int *bin__rate, float *cyc_time)
{
float ref_clk; /* The clock period of the refresh counter */ 
float ref_cycle; /* The Refresh cycle time (microseconds) */ 
float counter; /* The (raf_cycle/raf_clk) */ 
float upper; /* The rounded up value of (counter*ref_clk) */
float lower; /* The rounded down value of (counter*ref_clk) */
int inputflag=0; /* Set inputflag=0,go straight to the menu */
int flag2=0; /* flag2 is  the submenu flag=0,go straight to menu */
c lr s c r (); / *  Clears the screen */
fflush(std in); /* Flushes keyboard buffer */
while (inputflag==0){ /* while(inputflag) loop s ta rts  here */
printf("Which capacity of DRAM is  under te s t ?\n\n“) ; 
p r in t f ("1) 1 Mbit [256k x 4 b it word]\n\n") ;
p r in t f ("2) 4 Mbit [IM x 4 b it word]\n\n");
p r in tf ("3) 4 Mbit [IM x 4 b it word] LOW POWER VERSION\n\n");
p r in t f ("4) 16Mbit [4M x 4 b it word]\n\n");
prin tf("or ESC to return to previous menu\n\n");
key_code=getch();
i f  (key_code==27) { /* Code 27 is  ESC key */
inputflag=l; /* Leave menu and continue with function */
}
else i f  (key_code==49){ /* Code 49 is  key 1 */
c lr s c r (); /* Clear screen */
fflush(std in ); /* flush keyboard buffer */
p r in tf ("\n\nl Mbit [256k x 4bit] selected.");
p r in tf ("\n\nThe maximum time interval between refreshes is  16 
microseconds.");
p r in tf ("\n\nPlease enter the REFRESH clock period in 
MICROSECONDS.");
prin tf("X t");
fflush(std in ); /* flush keyboard buffer */ 
scanf("%f", £ref_clk);
/ *  Type in a value for refresh clock period */
printf("Refresh clock period is %0.2f ", ref_clk);
/* Print the value in  the screen */
printf("microseconds.");
p rin tf(" \n \n ");
printf("Please enter the refresh period you require (Max 16 
microseconds).");
fflush(std in ); /* Flush keyboard buffer */
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p r in tf ( " \t" ) ; /* Insert a horizontal TAB */
scanf{"%f", &ref_cycle);
/* Type in a value for refresh cycle time */
p rin tf ("\nYou have entered %0.2f ", ref_cycle);
/* Print that value to the screen */
printf("microseconds.");
counter=ref_cycle/ref_clk;
/* Counter=cycle time divided by refresh clock period */
p r in tf ("\n\nThe counter must be set to %f", counter);
/* Print value of counter to the screen */
upper=(ceil(counter))*ref_clk;
/* We can only enter an integer number into the 
counter,therefore */
lower=(floor(counter))*ref_clk;
/* we round up and round down the value of counter to the 
nearest integer using the functions cail() and flo o r() to round 
up and down respectively */
p r in tf ("\nThe closest times available are : ") ; 
p r in tf(" \n \t (1) %0.2f ", upper);
/* Print the rounded up (upper) value */
p r in tf ("\tmicroseconds.");
p rin tf(" \n \t (2) %0.2f ", lower);
/* Print the rounded down (lower) value */
p r in tf ("\tmicroseconds.");
p r in t f ("\n\nPlease choose one of the above.");
while (flag2==Q){
/* flag2 was set to ZERO at s ta rt of function */
/*so th is  menu is  automatically entered. */
fflush(std in );
key_code=getch ();
i f  (key_cade==49){ /* Code 49 is  key 1 */
printf("\n%0.2f microseconds selected .", upper);
/* Print value of upper */
*bin_rate=ceil(counter);
/* Load rounded up value of counter into in t pQinter *bin_rate */
— *cyc_time=upper;
/* Load value of upper in microsec into float pointer 
*cyc_time */
flag2=l; }
/* flag2=l,while(flag2) loop and continue with function */
else i f  (key_code==50)( /* Code 50 is  key 2 */
printf("\n%0.2f microseconds selected .", lower);
/* Print value of lower to screen*/
*bin_rate=floor(counter);
/* Load rounded down value of counter into in t pointer 
*bin_rate */
*cyc_time=lower;
/* Load value of lower in microsec into 
float pointer *cyc_time */
flag2=l; } •
/* flag2=l,leave while(flag) loop and continue with 
function */
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else (
p rin tf(" \a " );
/* This is  executed when a non-valid key
is  pressed .i.e . not 1 or 2 */
flag2=0;
/* I t  beeps (\a switch) and returns to s ta r t  of sub menu 
flag2=0. */
1
) /* while(flag2) loop ends here */
inputflag=l;
/* Leave while(inputflag)loop and continue with function */
}
else i f  (key_code==5Q){ /* Code 50 is  key 2 */
c lrsc r(); /* clear the screen */
fflush(std in); / * Flush keyboard buffer */
p r in t f ("\n\n4 Mbit [IM x 4bit] selected.");
p r in tf ("\n\nThe maximum time interval between refreshes is 16 
microseconds.");
p r in tf{"\n\nPlease enter the REFRESH clock period in MICROSECONDS."); 
p r in tf ( " \t" ) ;
fflush(std in); /* Flush keyboard buffer */
scanf("%f",&ref_clk); /* Type in a value for refresh clock period */
printf("Refresh clock period is  %Q.2f ", ref_clk);
/ * Print the value to the screen */
printf("microseconds.");
p rin tf(" \n \n ");
printf("Please enter the refresh period you require (Max 16 
microseconds).");
fflush(std in ); /* Flush keyboard */
p rin tf{ " \t" ) ; /* Insert a horizontal TAB */
scanf{"%£", &ref_cycle);
/* Type in a value for the refesh cycle time in MICROSECONDS */
p r in tf ("\nYou have entered %0.2f ", ref_cycle);
/* Print the value to the screen */
printf("microseconds.");
counter=ref_cycle/ref_clk;
p r in tf ("\n\nThe counter must be set to %f", counter);
/* Print the value of counter */
upper=(ceil(counter))*ref_clk;
/* Work out nearest time available from the rounded up value 
of counter */
lower=(floor(counter))*ref_clk;
/* Work out nearest time available from rounded down value 
of counter */
/* I f  counter is  a integer number then upper=lower */
p r in tf ("\nThe closest times available are : "); 
p r in tf(" \n \t (1) %0.2f ", upper); 
p r in tf ("\tmicroseconds."); 
p r in tf(" \n \t (2) %0.2f ", lower); 
p r in tf ("\tmicroseconds.");
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p r in tf ("\n\nPleae choose one of the above."); 
while (flag2==0){ /* while(flag2) loop s ta r ts  hare */
fflush(std in); 
key_code=getch();
i f  (key_code==49)( / *  Code 49 is  key 1 */
printf("\n%0.2f microseconds selected.", upper); 
*bin_rate=ceil(counter);
/* Load value of ceil(counter into pointer *bin_rate */
*cyc_t ime=uppe r ;
/* Load value of upper into pointer *cyc_tima */ 
flag2=l; } /* Exit while (flag2) loop */
else i f  (key_code==5Q) { /* Code 50 is  key 2 */
p r in tf{"\n%0. 2f microseconds selected.", lower); 
*bin_rate=floor(counter);
/* Load value of floor(counter) into pointer *bin_rata */
*cyc_time=lower;
/* Load value of lower into pointer *cyc_time */
flag2=l; } / * Exit while(flag2) loop */
else {
p rin tf(" \a " ); /* Sound an audible beep */
flag2=Q; / *  Return to s ta r t of while(flag2) loop */
}
) /* End of while(flag2) loop */
inputflag=l; /* Signal to exit while(inputflag) loop */
}
else i f  (key_code==51){ /* Code 51 is  key 3 */
clrsc r(); / *  Clear screen */
fflush(std in); /* Flush keyboard */
p r in tf ("\n\n4 Mbit [IM x 4bit] LOW POWER version selected.")
p r in tf ("\n\nThe maximum time between refreshes is  125 
microseconds.");
p r in tf ("\n\nPlease enter the REFRESH clock period in 
MICROSECONDS.");
p rin tf (" \t" ) ;
fflush(std in); /* Flush keyboard */ 
scanf("%f",&ref_clk);
I* Tj^ pe in  value for refresh clock period in MICROSECONDS */
printf("Refresh clock period is  %0.2f ", ref_clk);
/* Print i t  to the screen */
printf("microseconds.");
p rin tf(" \n \n ");
printf("Please enter the refresh period you require (Max 125 
microseconds).");
fflush(std in); /* Flush Keyboard */  
p r in tf ( " \t" ) ; /* Insert horizontal TAB */  
scanf("%f", &ref_cycle);
/* Type in value of refresh cycle time in MICROSECONDS */
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p r in tf ("\nYou have entered %0.2f ", ref_cycle);
/* Print i t  to the screen */
printf("microseconds.") ;
countsr=ref_cycle/ref_clk;
p r in tf ("\n\nThe counter must be set to %f", counter);
/* Print value of counter */
upper=(ceil(counter))*ref_clk;
/* Work out nearest available time from rounded up value of 
counter */
lower=(floor(counter))*ref_clk;
/* Work out nearest available time from rounded down value of 
counter */
p r in tf{"\nThe closest times available are : ");
p r in tf(" \n \t (1) %0.2f ", upper);
p r in tf ("\tmicroseconds.");
p rin tf(" \n \t (2) %0.2f ", lower);
p r in tf ("\tmicroseconds.");
p r in tf ("\n\nPleae choose one of the above.");
while (flag2==0){ /* S tart of whila(flag2) loop */
fflush(std in ); / *  Flush keyboard */ 
key_code=getch();
/ * Get a value from keyboard and ca ll i t  key_code */
i f  (key_code==49) ( /* Code 49 is  key 1 */
printf("\n%0.2f microseconds selected .", upper); 
*bin_rate=ceil(counter) ;
/* Put rounded up value of counter into pointer 
*bin_rata */
* cy c_t i me =uppe r ;
/* Put value of upper into pointer *cyc_tima */ 
flag2=l; } /* Exit while(fiag2) loop */
else i f  (key_code==50){ / * Code 50 is  key 2 */
p r in tf ("\n%0. 2f microseconds selected .", lower);
*bin_rate=floor(counter);
/* Put rounded down value of counter into pointer 
*bin_rate */
*cyc_time=lower;
/* Put value of lower into pointer *cyc_time */ 
flag2=l; } /* Exit while(flag2) loop */
else {
p rin tf ("Va"); /* Audible Beep */
flag2=0; / *  Return to while(flag2) loop */
}
}
inputflag=l; /* Signal to exit while(inputflag) loop */
}
else i f  (key_code==52) { /* Code 52 is  key 4 * /  
c lrs c r (); /* Clear the screen */
fflush(std in); /* Flush the keyboard buffer */ 
p r in tf ("\n\nl6 Mbit [4M x 4bit] selected.");
p r in tf ("\n\nThe maximum time between' refreshes is  16 microseconds."); 
p r in tf ("\n\nPlease enter the REFRESH clock period in MICROSECONDS."); 
p r in tf (" \t" ) ;
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fflush(std in); /* Flush Keyboard buffer */ 
scanf("%f", &ref_clk);
/* Type in value of refresh clock period in MICROSECONDS */
printf("Refresh clock period is  %Q.2f ", ref_clk);
/* Print i t  to the screen */
printf("microseconds.");
p rin tf(" \n \n ");
printf("Please enter the refresh period you require (Max 16 
microseconds).");
fflush(std in); /* Flush keyboard buffer */ 
p r in tf ( " \t" ) ; /* Insert horizontal TAB */
scanf("%f", £ref_cycle);
/* Type in a value for refresh cycle time in microseconds */
p r in tf ("\nYou have entered %0.2f ", ref_cycle); /* Print th is  value */  
printf("microseconds.") ;
counter=ref_cycle/ref_clk;
p r in tf ("\n\nThe counter must be set to %f", counter); 
upper=(ceil(counter))*ref_clk;
/* Work out nearest value of refresh cycle time by rounding up */
lower=(floor(counter))*ref_clk;
/* Work out nearest value of refresh cycle time by rounding down */
p r in tf ("\nThe closest times available are : ") ; 
p r in tf(“\n \t  (1) %0.2f ", upper); 
p r in t f ("\tmicroseconds.") ; 
p r in tf(" \n \t (2) %0.2f ", lower); 
p r in tf ("\tmicroseconds.") ;
p r in t f ("\n\nPlease choose one of the above.");
while (flag2==Q){ /* Start of while(flag2) loop */
fflush(std in); /* Flush keyboard */
key_code=getch () ;
/* Get keypress and assign i t  to key__code */
i f  (key_code==4 9) { /* Cade 49 is  key 1 */
printf("\n%0. 2f microseconds selected .", upper);
*bin_rate=ceil(counter);
/* Put round up value of counter into 
pointer *bin_rate */
*cyc_time=upper;
/* Put value of upper into pointer *cyc_time */  
flag2=l; } /* Exit while(flag2) loop * /
else i f  (key_code==50){ /* Code 50 is  key 2 */
printf("\n%0.2f microseconds selected .", lower); 
*bin_rate=flaor(counter);
/* Put rounded down value of counter into pointer 
*bin_rate */
*cyc_time=lower;
/* Put value of lower into pointer *cyc_time */ 
flag2=l; } /* Exit while(flag2) loop */
else {
p rin tf(" \a " ); /* Audible beep */
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flag2=0;
/* Go back to beginning of while(flag2) loop */
}
}
inputflag=l; /* Exit while(inputflag) loop */
1
else {
p rin tf(" \a " ) ; /* Audible Beep */
c lr s c r (); /* Clear the screen */
inputflag=0; /* Go back to s ta r t  of while(inputflag) loop */
)
) /* while(inputflag) loop ends here */ 
c lr s c r{); /* Clear the screen */
) /* End of function */
j )  SE T  P A R A . C
/* THIS PROGRAM WAS WRITTEN BY:
SHAUN HARVEY 
PHYSICS DEPARTMENT 
UNIVERSITY OF SURREY 
GUILDFORD 
SURREY.
*/
/* This function takes the values of pattern,bin_rate and cyc_time.
I t  then loads the values of pattern and bin_rate into the Altera 
programmable logic device in the hardware. */
void set_param(int pattern ,in t bin_rate,float cyc_time)
{
c lrsc r(); /* Clear the Screen */
pause(); /* Wait for i /o  card */
outp(dio+6,pattern); /* load pattern onto i/o  card */
pause(); /* Wait for i/o  card */
i f  (pattern==0)
{
p r in tf ("\n\nDATA PATTERN SELECTED : OOOO") ;
}
i f  (pattern==l)
(
p r in t f ("\n\nDATA PATTERN SELECTED : 0001") 
}
i f  (pattern==2)
(
p r in tf ("\n\nDATA PATTERN SELECTED : 0010");
1
i f  (pattern==3)
{
p r in tf ("\n\nDATA PATTERN SELECTED : 0011") 
}
i f  (pattern—4)
{
p r in tf ("\n\nDATA PATTERN SELECTED : 0100");
}
i f  (pattern—5)
{
p r in tf ("\n\nDATA PATTERN SELECTED : 0101") 
)
i f  (pattern—6)
{
p r in tf ("\n\nDATA PATTERN SELECTED : 0110"); 
}
i f  (pattern—7)
{
p r in tf ("\n\nDATA PATTERN SELECTED : 0111") 
}
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i f  (pattern==8)
(
p r in t f ("\n\nDATA PATTERN SELECTED : 1000"); 
}
i f  (pattern==9)
{
p r in tf ("\n\nDATA PATTERN SELECTED : 1001") 
}
i f  (pattern==10)
{
p r in tf ("\n\nDATA PATTERN SELECTED : 1010");
)
i f  (pattern==ll)
{
p r in tf ("\n\nDATA PATTERN SELECTED : 1011") 
}
i f  (pattern==12)
{
p r in tf ("\n\nDATA PATTERN SELECTED : 1100");
}
i f  (pattern==13)
{
p r in tf ("\n\nDATA PATTERN SELECTED : 1101") 
}
i f  (pattern==14)
{
p r in tf ("\n\nDATA PATTERN SELECTED : 1110"); 
}
i f  (pattern==15)
{
p r in tf ("\n\nDATA PATTERN SELECTED : 1111") 
}
printf("\n\n%0.2f microseconds selected ." ,cyc_time); 
/* Print value of cyc_tima to the screen */
printf("\n\n%i loaded onto c o u n te rb in _ ra te ) ;
/* Print value of bin rate  to screen */
outp(dio+5,bin_rate); /* load i/o  card with refresh counter */
pause(); /* Pause for i/o  card */
outp(dio+4,123); /* Activate LOAD_R/P */
long_pause(); /* Pause for i/o  card */
long_pause(); 
in it_ s ta te ();
long_pause(); 
long_pause(); 
outp(dio+4,95); /* Activate LOAD_COUNTER */
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l o n g _ p a u s e {) ;  
i n i t _ s t a t e ( ) ;
for(p=0; p<1000000; p++); /* Noticable pause */ 
c lr s c r ();
} /* End of function */
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k)  START. C
/* THIS PROGRAM WAS WRITTEN BY:
SHAUN HARVEY 
PHYSICS DEPARTMENT 
UNIVERSITY OF SURREY 
GUILDFORD 
SURREY.
*/
/* This function opens a disk file ,asks you to name i t  and then monitiors the EF and 
FF flags and takes data accordingly */
void EF_check(void)
FILE *fp; /* In it ia l is e  f i le  pointer */
char tmp[12]; /* Define a character array with 12 members */ 
char file[12]; /* Same again */
int ff_check; /* FIFO Check flag is  an integer */
int flag_check; /* FIFO check flag (after system has stopped)*/
int menuflag; /* A flag to gat me in/out of the menu */
in t final_check; /* A check flag for the final FIFO check before exiting */
/* Integers holding the values downloaded from the FIFO's */
in t fifo_upper_row; 
int fifo_lower_row; 
int fifo_upper_cal; 
int fifo_lower_col;
int fifo__data.
unsigned char a;
unsigned char b;
unsigned char c;
unsigned char d;
unsigned char x;
unsigned char y;
unsigned char A;
unsigned char B;
unsigned char C;
unsigned char D;
unsigned char X;
unsigned char Y;
time_t s ta r t, end
c lr s c r (); /* Clear the screen */
printf("What do you-want the output f ile  to be called ??")? 
p rin tf(" \n \n ");
printf("A .dat extension is  automatically added.\n\n"); 
scanf ("%s", &tmp[0)) ; /* Scan in  the f ile  name */
sprintf(file,"% s.dat",&tmp[0])? /* Add a .dat extension */
i f  ( (fp=fopen(file, "a"))==NULL)
/* I f  the f i le  cannot be opened exit the program */
{
printf("Cannot open f ile .\n " ) ;
/ *  The "a" means that i t  is  an appendable ASCII f i le  */
exit (1);
}
c lr s c r{); /*  Clear the screen */
fflush(std in ); /* Flush the keyboard buffer */
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p r i n t f ( "P re ss  ESC t o  s t o p  a c q u i s i t i o n  and r e t u r n  t o  p r e v i o u s  
m e n u \ n \ n " ) ;
printf("The system is  now active. \n\n");
outp(dio+4, 8 3 ) ;  /* Send the s ta rt system signal.* /
in it_ s ta te ();
s ta rt = time(NULL);
menuflag=0;
while(menuflag==0)
{
if(kbhit()){ /* I f  a key is  pressed */
getch(); /* Get that keypress */
c lrscr{); /* Clear the screen */
end = time(NULL);
outp(dio+4,75); /* Send the SYSTEMJ3ESET signal */
long_pause(); /* Make i t  a long pulse with i/o  card recovery time */
long_pause(); /* An even longer pulse */
in it_ s ta te ();
final_check=0;
while(final_check==0)
{
c lrs c r ();
in it_ s ta te ();
X=4;
/* Return x  to a unused value which clears i t  from any previous value */
/* x can only have a flag value of 0, 1, 2, or 3 */
X=inp(dio+2); /* Assign x to the value of the input 7 6 S 4 3 E F 1 F F * /
X=X<<5; /* Shift x along 5 b its  to the right to get EFOFF 0 0 0 0 0  */
X=X»5; /* Shift them back to get 0 0 0 0 0 EF 0 FF */
flag_check=X;
i f  (flag_check==0)
{
final_check=l;
else i f (flag_check==l)
{
final_check=l;
}
else if(flag_check==4)
{
pause () ;
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outp(dio+4, 89) ;
/* Read out fifo  address signal.The fifo  output is  valid  as long 
as th is  signal is  asserted */
pause () ;
A=inp(dio+1); /* Read upper b its  of Row address */
A=A<<2; /* Shift up and then down again to get rid  of unused b its  */
A=A»2;
f i fo_uppe r_row=A;
fprin tf(fp ,"% i\t", fifo_upper_row);
pause()?
B=inp(dio); /* Read lower b its  of Row address */
B=B<<2; /* Shift up and then down again to gat rid  of unused b its  */
B=B»2;
fifo_lower_row=B;
fprin tf(fp ,"% i\t", fifo_lower_row);
pause();
outp(dio+4,91); /* Read_add and Read_data inactive */
pause();
outp(dio+4,89);
/* Read address signal asserted, s ta r t  getting column data */
pause();
C=inp(dio+1); /* Read upper Column address b its  */
C=C<<2? /* Shift up and then down again to get rid  of unused b its  */
C=C»2;
f if  o_uppe r_co1=C;
fprin tf (fp, *i%i\t", fifo_upper_col) ;
pause();
D=inp(dio); /* Read lower Column address b its  */
D=D<<2; /* Shift up and then down again to get r id  of unused b its  */
D=D»2;
f i f  o_lower_co1=D;
fprin tf(fp ,"% i\t", fifo_lower_col); 
pause();
outp(dio+4,91); /* Read_add and Read_data signals to inactive sta te  */
pause{);
outp(dio+4,90);
/* Read the fi£o_data signal.The data w ill be valid whilst th is  signal 
remains assarted */
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pause();
Y=inp(dio+2); /* Read data from the fifo  */
Y=Y»4 ;
/* Shift data from FD3 FD2 FD1 FDO XXXX TO 0 0 0 0  FD3 FD2 FD1 FDO */  
fifo  data=Y; /* Put th is  new value of y into £ifo_data */ 
fprintf(fp,"% i\n", fifo_data);
pause ();
outp(dio+4,91); /* Both Read_add and Read_data signals inactive */
final_check=0;
else if(flag_check==5)
pause ();
outp (dio+4, 89) ,*
/* Read out fifo  address signal.The fifo  output 
is  valid  as long as th is  signal is  asserted */
pause ();
A=inp(dio+1);
/* Read upper b its  of Row address */
A=A«2;
A=A»2;
/* Shift up and then down again to get r id  of unused b its  */
f i  f o_uppe r_row =A;
fprin tf(fp ,"% i\t" , fifo_upper_row);
p a u s e ( ) ;
B = i n p ( d i o ) ;  /* Read lower b its  of Row address * /  
B = B « 2 ;
B = B » 2 ;
/* Shift up and then down again to get rid  of unused b its  */
f  i  f  o_ l owe  r_row=B;
f p r i n t f ( f p , " % i \ t " ,  f i f o _ l o w e r _ r o w ) ;
pause ();
outp(dio+4,9 1 ) ;
/* Read_add and Read_data inactive */
pause () ;
outp(dio+4,89);
/* Read address signal asserted ,start getting 
column data */
pause () ;
C=inp(dio+1);
/* Read upper Column address b its  */  
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C = C < < 2 ;
C = C » 2 ;
/* Shift up and then down again to get rid  of unused b its  */
fi fo_uppe r_col=C;
f p r i n t f ( f p , " % i \ t " , f i f o _ u p p e r _ c o l ) ;
p a u s e ( ) ;
D = i n p ( d i o ) ;
/* Read lower Column address b its  */
D =D«2;
D =D»2;
/* Shift up and then down again to get r id  of unused b its  */
f i f o _ l o w e r _ c o l = D ;
f p r i n t f ( f p , ”% i \ t " , f i f o _ l o w e r _ c o l ) ;
pause ();
o u t p ( d i o + 4 , 91);
/* Read_add and Read__data signals to inactive 
sta te  */
p a u s e ( ) ;
o u t p ( d i o + 4 , 90) ;
/* Read the fifo_data signal.The data w ill be 
valid whilst th is signal remains asserted */
pause () ;
Y=inp(dio+2); /* Read data from the fifo  */
Y=Y>>4;
/* Shift data from FD3 FD2 FD1 FDO X X X X 
TO 0 0 0 0 FD3 FD2 FD1 FDO */
fifo_data=Y;
/* Put th is  new value of y into fifo_data */
fprintf(fp,"% i\n", fifo_data);
pause();
outp(dio+4,91);
/* Both Read_add and Read_data 
signals inactive */
final_check=0;
}
else
{
final_check=0;
}
}
printf("Acquisition has been terminated.\n\n") ;
/* Print the report */
printf("The system was active for %0.1f seconds.\n\n", difftime(end, 
s ta r t) );
/* Print how long system was active (in seconds) to the screen */
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f p r i n t f ( f p ,  "The sy s tem  was a c t iv e  fo r  a p p ro x im a te ly  % 0.1f 
s e c o n d s . \n \n " ,  d i f f t im e ( e n d ,  s t a r t ) ) ;
/*  P r in t  how lo n g  sy s tem  was a c t iv e  ( in  se c o n d s) t o  d i s k  f i l e  * /
p r in t f (" T h e  d a ta  h a s been  s t o r e d  under f ile n a m e  % s.dat" , Stm p[ 0 ] ) ;
fo r (p = 0 ; p< 1000000; p++) ; / *  D e la y  so  i t  can b e  r ea d  * /
f c l o s e ( f p ) ;  / *  C lo se  th e  d i s k  f i l e  * /
c l r s c r ( ) ;  / *  C le a r  th e  s c r e e n  * /
f f l u s h ( s t d i n ) ; / *  F lu sh  th e  k eyboard  * /
m e n u fla g = l;
r e tu r n ; / *  R eturn  t o  menu() * /
}
i n i t _ s t a t e ( ) ;  
x = 4 ;
/ *  R eturn  x  t o  a u n u sed  v a lu e  w h ich  c l e a r s  i t  from  any p r e v io u s  v a lu e  * /
/ *  x  can  o n ly  h a v e  a f l a g  v a lu e  o f  0, 1 , 2 , o r  3 * /
x = in p (d io + 2 ) ; / *  A s s ig n  x  t o  th e  v a lu e  o f  th e  in p u t 7 6 5 4 3 E F 1 F F * /  
x=x<<5; / *  S h i f t  x  a lo n g  4 b i t s  t o  th e  r ig h t  t o  g e t  O O O O O E F O F F  * /
x=x>>5; 
ff_ c h e c k = x ;
i f  (ff_check= =Q )
{
m enuflag=0;
}
e l s e  i f ( f f _ c h e c k = = l )
{
m enuflag=0;
}
e l s e  i f ( f f_ c h e c k = = 4 )
{
p a u s e ( ) ;
o u t p ( d io + 4 ,8 9) ;
/ *  Read o u t f i f o  a d d r e ss  s ig n a l .T h e  f i f o  o u tp u t i s  v a l i d  a s  lo n g  
a s t h i s  s ig n a l  i s  a s s e r t e d  * /
p au se  ( ) ;
a = in p (d io + 1 ) ; / *  Read up per b i t s  o f  Row a d d r e ss  * /
a = a « 2 ;
a = a » 2 ;
fifo _ u p p er _ r o w = a ;
f p r in t f ( f p ," % i \ t " ,  f i fo _ u p p e r _ r o w );
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p a u s e { );
b = in p (d io ) ;  / *  Read lo w e r  b i t s  o f  Row a d d re ss  * /
b=b<<2,*
b = b » 2 ;
f ifo _ lo w er _ ro w = b ;
f p r in t f ( f p ," % i \t " ,  f i fo _ lo w e r _ r o w );
p au se  ( ) ;
o u t p ( d io + 4 ,9 1 );  / *  Read_add and R ead_data i n a c t iv e  * /
p a u se  () ;
o u tp (d io + 4 , 8 9 );
/ *  Read a d d re ss  s ig n a l  a s s e r t e d ,  s t a r t  g e t t i n g  colum n d a ta  * /
p a u s e ( ) ;
c = in p (d io + 1 ) ; / *  Read u p per Column a d d re ss  b i t s  * /
c = c « 2 ?
c=c>>2;
f  i  f  o_uppe r_c  o 1= c ;
f p r in t f ( f p ," % i \ t " , f i f o _ u p p e r _ c o l ) ;
p au se  ( ) ;
d = in p (d io ) ;  / *  Read lo w e r  Column a d d re ss  b i t s  * /
d = d « 2 ;
d = d » 2 ;
f ifo _ lo w e r _ c o l= d ;
f p r in t f ( f p ," % i \ t " ,  f i f o _ lo w e r _ c o l ) ;
p a u se  () ;
ou tp  (d io + 4 , 91) ; / *  Raad_add and Read__data s i g n a l s  t o  in a c t iv e  s t a t e  * /
p a u se  () ;
o u t p ( d io + 4 ,9 0 );
/ *  Read t h e  f i f o —d a ta  s ig n a l .T h e  d a ta  w i l l  b e  v a l i d  w h i l s t  
t h i s  s ig n a l  rem ains a s s e r t e d  * /
pau se  () ;
y = in p (d io + 2 ) ; / *  Read d a ta  from  t h e  f i f o  * /
y = y » 4 ;
/ *  S h i f t  d a ta  from  FD3 FD2 FD1 FDO X X X X
TO 0 0 0 0 FD3 FD2 FD1 FDO * /
f i fo _ d a ta = y ;  / *  P u t t h i s  new v a lu e  o f  y  in t o  f i f o _ d a t a  * /
f p r in t f ( f p ," % i\n " ,  f i f o _ d a t a ) ;
p au se  ( ) ;
o u t p ( d io + 4 ,9 1 );  / *  B oth  Read_add and R ead_data s i g n a l s  i n a c t iv e  * /
m enuflag=0;
)
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e l s e  i f ( f f_ c h e c k = = 5 )
{
pau se {) ;
o u t p ( d io + 4 ,8 9 );
/ *  Read o u t f i f o  a d d re ss  s ig n a l .T h e  f i f o  o u tp u t  
i s  v a l i d  a s  lo n g  as t h i s  s i g n a l  i s  a s s e r t e d  * /
p au se  () ;
a = in p (d io + 1 );
/ *  Read upper b i t s  o f  Row a d d r e ss  * /
a=a<<2;
a = a » 2 ;
fifo _ u p p er_ ro w = a ;
f p r i n t f ( f p ," % i \ t " , f i fo _ u p p e r _ r o w );
p a u se  ( ) ;
b = in p (d io ) ;  /*  Read lo w er  b i t s  o f  Row a d d re ss  * /
b = b « 2 ;
b = b » 2 ;
fifo _ lo w er_ ro w = b ?
f p r in t f ( f p ," % i \ t " ,  f i fo _ lo w e r _ r o w );
pau se  () ;
o u t p ( d io + 4 ,9 1 );
/ *  Read_add and R ead_data i n a c t iv e  * /
p a u s e ( ) ;
o u t p ( d io + 4 ,8 9 );
/ *  Read a d d r e ss  s ig n a l  a s s e r t e d , s t a r t  g e t t i n g  
colum n d a ta  * /
p a u se  () ;
c = in p ( d io + 1 ) ;
/ *  Read upper Column a d d r e ss  b i t s  * /
c=c<<2;
c=c>>2;
f ifo _ u p p e r _ c o 1= c ;
f p r in t f ( f p ," % i \ t " ,  f i f o _ u p p e r _ c o l ) ;
p a u se  {) ;
d = in p (d io ) ;  / *  Read lo w e r  Column a d d re ss  b i t s  * /
d = d « 2 ;
d = d » 2 ;
f i  fo _ lo w e r _ c o l= d ;
f p r in t f ( f p ," % i \ t " ,  f i f o _ lo w e r _ c o l ) ;
p a u s e ( ) ;
o u tp (d io + 4 ,9 1 ) ;
/*  Read_add and R ead_data s i g n a l s  t o  i n a c t iv e  
s t a t e  * /
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p a u s e ( ) ;
o u tp (d io + 4 ,9 0 ) ;
/ *  Read t h e  f i f o _ d a t a  s ig n a l .T h e  d a ta  w i l l  be  
v a l i d  w h i l s t  t h i s  s ig n a l  rem a in s a s s e r t e d  * /
p a u s e ( ) ;
y = in p ( d io + 2 ) ; /*  Read d a ta  from  t h e  f i f o  * /
y=y>>4;
/*  S h i f t  d a ta  from  FD3 FD2 FD1 FDO X X X X 
TO 0 0 0 0 FD3 FD2 FD1 FDO * /
f i fo _ d a ta = y ;
/ *  P ut t h i s  new v a lu e  o f  y  i n t o  f i f o _ d a t a  * /
f p r in t f ( f p ," % i\n " ,  f i f o _ d a t a ) ;
p a u s e ( ) ;
o u t p ( d io + 4 ,9 1 );
/*  B oth  Read_add and R ead_d ata  s i g n a l s  
i n a c t i v e  * /
m enuflag=0;
}
e l s e
m enuflag=0;
} / *  End o f  F u n c tio n  * /
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1 )  F F  R S T . C
/ *  THIS PROGRAM WAS WRITTEN BY:
SHAUN HARVEY 
PHYSICS DEPARTMENT 
UNIVERSITY OF SURREY 
GUILDFORD 
SURREY.
*/
/ *  T h is  f u n c t io n  r e s e t s  t h e  F IF O 's so  t h a t  th e y  a r e  em pty and rea d y  t o  
a c q u ir e  d a ta  from  th e  sy s te m . * /
v o id  f i f o _ r e s e t ( v o id )
(
i n t  in p u tfla g = Q ; /*  S e t  t o  ZERO i n i t i a l l y  so  when f u n c t io n  i s  c a l l e d  we * /
/ *  go d i r e c t l y  t o  t h e  m ain menu * /
c l r s c r ( ) ;  /*  C le a r  th e  s c r e e n  * /
f f l u s h ( s t d i n ) ; / *  F lu sh  t h e  k eyboard  b u f f e r  * /
p a u s e ( ) ;  /*  P a u se  f o r  i / o  ca rd  * /
p r i n t f ( " \ n \ n \ n \n \ t " ) ;
p r in t f (" A r e  you su re  you want to  r e s e t  th e  FIFO 's (Y) or  (N ) ." ) ;
w h ile  ( in p u tf la g = = 0 ) { / *  S t a r t  o f  w h ile  ( in p u t f la g )  lo o p .  When i n p u t f l a g = 0
th e n  you a lw a y s s t a y  w ith in  t h e  menu. Any o th e r  v a lu e  
s k ip s  t h e  menu and c o n t in u e s  w ith  t h e  n e x t  l i n e  o f  th e  
f u n c t io n  * /
k e y _ co d e= g e tch  () ; /*  G et a  k e y p r e s s  and a s s ig n  i t  v a r ia b le  k ey _ co d e  * /
i f  (k ey _ cod e-= 89) { / *  Code 89 i s  k ey  Y * /
o u t p ( d io + 4 ,2 7 );  / *  RESET F IF O 's * /
lo n g _ p a u se ( ) ;  / *  A lo n g  r e s e t  p u ls e  t o  CLEAR o u t th e  F IF O 's * /
c l r s c r ( ) ;  / *  C le a r  t h e  s c r e e n  * /
i n i t _ s t a t e ( ) ;  /*  R e - i n i t i a l i s e  11 FIFO STATE * /
p r i n t f ( " \ n \ n \ n \n \ t F I F 0 ‘ s have been  RESET.");
in p u t f la g = l?  / *  E x i t  w h i le ( in p u t f la g )  lo o p  * /
)
e l s e  i f  (k ey _ co d e= = 1 2 1 ){ / *  Code 121 i s  k ey  y  * /
o u t p ( d io + 4 ,2 7 );  / *  RESET F IF O 's * /
lo n g _ p a u s e () ; / *  P au se  f o r  i / o  c a rd  * /
c l r s c r ( ) ;  / *  C le a r  th e  s c r e e n  * /
i n i t _ s t a t e ( ) ;  / *  R e - i n i t i a l i s e  11 FIFO STATE * /
p r i n t f (" \n \n \n \n \tF IF O * s have been  RESET."); 
in p u t f la g - 1 ;  / *  E x it  w h i le ( in p u t f la g )  lo o p  * /
)
e l s e  i f  (key c o d e = = 7 8 ){ / *  Code 78 i s  k ey  N * /
c l r s c r ( ) ;  / *  C le a r  t h e  s c r e e n  * /
p r i n t f ( " \n \n \n \n \ t F I F o ' s  have NOT been  r e s e t . " ) ;  
i n i t _ s t a t e  () ; / *  R e - i n i t i a l s e  !! FIFO STATE * /
in p u t f la g = l ;  } / *  E x it  w h i l e ( in p u t f la g )  lo o p  * /
e l s e  i f  (k ey _ co d e= = 1 1 0 ){ / *  Code 110 i s  key n * /
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c l r s c r ( ) ;  /*  C le a r  t h e  s c r e e n  * /
p r i n t f { " \n \n \n \n \ t F I F o ' s have NOT been r e s e t ." ) ;  
i n i t _ s t a t e () ; / *  R e - i n i t i a l i s e  11 FIFO STATE * /
in p u t f l a g = l ; ) / *  E x i t  w h i l e ( in p u t f la g )  lo o p  * /
e l s e  {
p r i n t f ( " \a") ; / *  a u d ib le  b eep  * /
in p u t f la g = 0 ;
}
}
fo r (p = 0 ;  p<500000; p + + ); / *  N o t ic e a b le  p a u se  so  m essage  can  b e  r e a d * /
f f l u s h ( s t d i n ) ; / *  F lu sh  k eyb oard  b u f f e r  * /  
c l r s c r ( ) ;  / *  C le a r  t h e  s c r e e n  * /
) / *  END OF FUNCTION * /
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m) SYS RST.C
/ *  THIS PROGRAM WAS WRITTEN BY:
SHAUN HARVEY 
PHYSICS DEPARTMENT 
UNIVERSITY OF SURREY 
GUILDFORD 
SURREY.
*/
/ *  T h is  f u n c t io n  r e s e t s  th e  e n t i r e  sy s te m  d u r in g  s e t - u p .  When th e  sy stem  
i s  r u n n in g  i t  s to p s  th e  a c q u i s i t i o n  and r e s e t s  th e  hardw are so  a w h o le  
i n i t i a l i s e  m ust be run a g a in  ( i . e  s e t  p a t t e r n  and r a t e  e t c . . . . )  * /
v o id  s y s te m _ r e s e t (v o id )
{
i n t  in p u t f la g = 0 ;  / *  When e n t e r in g  f u n c t io n  f o r  f i r s t  t im e  go d i r e c t l y  t o
th e  menu * /
p a u s e ( ) ;  / *  P au se  f o r  i / o  c a rd  * /
c l r s c r ( ) ;  / *  C le a r  t h e  s c r e e n  * /
p r i n t f ( " \ n \ n \ n \n \ t " ) ;  / *  5 n e w lin e s  th e n  a TAB * /
p r in t f (" A r e  you su re  you want t o  r e s e t  th e  Hardware System  (Y) or  (N ) ." ) ;
w h ile  ( in p u tf la g = = 0 )  { / *  S t a r t  o f  menu * /
f f l u s h (0 );  / *  F lu sh  keyb oard  b u f f e r  * /
k e y _ c o d e = g e tc h ( ) ;  / *  G et a  k e y p r e s s  * /
i f  (key_code==89) { / *  Code 89 i s  k ey  Y * /
o u t p ( d io + 4 ,7 5 );  / *  RESET HARDWARE * /
lo n g _ p a u se {) ; /*  P au se  f o r  i / o  c a r d  * /
c l r s c r ( ) ;  / *  C le a r  t h e  s c r e e n  * /
p r i n t f (" \n \n \n \n \tH a r d w a r e  sy s tem  h as been RESET.");
i n i t _ s t a t e { ) ;  / *  R e - I n i t i a l i s e  s e tu p  c o n f ig u r a t io n  * /
in p u t f la g = l ;  / *  E x i t  menu * /
}
e l s e  i f  (k ey _ co d e= = 1 2 1 ){ / *  Code 121 i s  k ey  y  * /
o u t p ( d io + 4 ,7 5 );  / *  RESET HARDWARE * /
lo n g _ p a u se ( ) ;  / *  P a u se  f o r  i / o  c a rd  * /
c l r s c r ( ) ;  -  / *  C le a r  t h e  s c r e e n  * /
p r i n t f (" \n \n \n \n \tH a r d w a r e  sy s te m  h as been  RESET.");
i n i t _ s t a t e ( ) ;  / *  R e - i n i t i a l i s e  se tu p  i / o  c o n f ig u r a t io n  * /
in p u t f la g = l ;  / *  E x i t  menu * /
}
e l s e  i f  (k e y _ co d e= = 7 8 ){ / *  Code 78 i s  k ey  N * /
c l r s c r ( ) ;  / *  C le a r  t h e  s c r e e n * /
p r i n t f (" \n \n \n \n \tH a r d w a r e  h a s NOT been  r e s e t ." ) ;
i n i t _ s t a t e ( ) ;  / *  R e - I n i t i a l i s e  se tu p  i / o  c o n f ig u r a t io n  * /
in p u t f la g = l ;
} /*  E x it  menu * /
e l s e  i f  (k ey _ co d e= = 1 1 0 ){ / *  Code 110 i s  k ey  n * /
c l r s c r ( ) ;  / *  C le a r  t h e  s c r e e n  * /
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p r i n t f (" \n \n \n \n \tH a r d w a r e  h a s NOT been r e s e t . " ) ;
i n i t _ s t a t e ( ) ;  / *  R e - I n i t i a l i s e  se tu p  i / o  c o n f ig u r a t io n  * /
in p u t f la g = l ;
} / *  E x it  menu * /
e l s e  (
p r i n t f ( " \ a " ) ; / *  A u d ib le  b eep  * /
in p u t f la g = 0 ;  /*  Back t o  t h e  menu * /
}
}
fo r (p = 0 ;  p< 500000; p + + ); / *  N o t ic e a b le  p a u se  * /
f f lu s h ( O ) ;  /*  F lu sh  keyboard  * /
c l r s c r O ;  /*  C le a r  s c r e e n  * /
} / *  END OF FUNCTION *
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Appendix B: 
Schematic and PCB diagrams of the DRAM 
control board and the 4 DRAM header boards.
This appendix contains the schematic capture files and actual PCB design diagrams 
used to produce the DRAM control circuit board and the 4 DRAM header boards. The 
designs were produced using the CADSTAR electronic design package. The package 
is split into two main modules, the schematic capture program and the PCB design 
package. In the schematic capture module, the required circuit diagram would be 
produced in schematic form with simple blocks with the required inputs and outputs 
labelled on the different modules. These are shown in Figures B1-B9. Some circuit 
elements such as the line drivers (74HC541) are held in pre-supplied component data 
libraries but more modem components such as the Altera FPGA device had to be 
manually added to the library by myself. When completed, the schematic capture 
program contains information as to how every pin on every device must be connected. 
This file is then processed for use in the PCB design package.
The PCB design package takes all the connection information for the circuit in 
question and adds some very important data, the physical sizes and shapes of all the 
components used. Again, some devices are held in data libraries but others must again 
must be inputted by the user. The ‘footprint’ file for each component holds information 
such as the device dimensions, the diameter of the pins and the distance (pitch) 
between them. The PCB design program takes this information and couples it with the 
connection information from the schematic file to produce a collection of components 
on the screen connected together by so-called ‘rubber band’ connections, which move 
around and stretch as the components move. The PCB design also allows you to 
design the final shape of the PCB on the screen. This is very important of course, as it 
allows the components to be placed on the screen in exactly the positions they will 
occupy in the actual PCB.
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These 5 boards are reasonably complex and so several special considerations had to be 
made I the PCB design. As there were to be a large number of traces on the boards, 
especially on the D R A M  control board it was decided that the PCBs should be 
constructed as 4 layer boards. Two layers would carry signal traces, one would act as a 
ground plane (GND) and the other would act as a power place (VCC). It is 
recommended that high speed memory circuits are constructed on 4 layer (or more if 
necessary) boards because having separate V C C  and G N D  planes are less noisy. They 
also provide low inductance pathways via decoupling capacitors to help to reduce 
ground bounce and other high frequency related problems.
When the components have been correctly positioned the ‘rubber band’ connections 
must be replaced by properly routed signals. The PCB program has a function called 
autorouting which will find the shortest distance between two pins using a number of 
straight lines that have 90° angles in them. The maximum number of segments these 
lines can have is 9. The autorouting program will attempt to join up all the pins using 
both the signal layers available. On these boards the signal layers are the 1st and 4th 
layers with the V C C  and G N D  planes in the middle. If a signal needs to pass from the 
top layer to the bottom it will do so using a connection called a ‘via’. After the first 
autorouting process, another subroutine tries to reduce the number of vias. The 
autorouter has to make sure that all the signal traces do not cross each other and do 
not pass to close to the pins of the devices.
This method can adequately route up to about 90% of the signals. The remaining 
signals have to be manually routed by the designer. Finally, many of the signal traces in 
the P C B  files have mitred comers. Instead of a sharp 90° turn, there is a short 45° link 
between them which is called a mitre. This is a commonly used technique in many high 
speed boards because it again cuts down on any unwanted inductive effects caused by 
sharp comers in signal traces.
The following pages include all the schematic capture design files as well as the final 
P C B  designs. The PCB designs shown both the signal layers in one diagram.
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Figure B l: Schematic diagram of the connections of the Altera FPGA device.
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INSERT LINK FOR EPROM BOOT
REMOVE LINK FOR BITELASTER DOWNLOAD
I C 1 2 / .DOWNLOAD
I C 1 3 / . E P C 1 0 6 4
C1 5 / . C C A -0.1U / 1 00 
C 1 4 /. C C A -0.1U / 1 00 
013 /.C C A -0.1U / 1 00 
012 / . C C A -0.1U / 1 00 
Cl 1 /. C C A - 0 . 1U / 1 00
C 1 0 /. C C A - 0 .1U / 1 00 
03 / . C C A - 0 .1U / 1 00 
CB /. C C A - 0 .1U / 1 00 
C7 / . C C A - 0 .1U / 1 00 
Co /. C C A - 0 .1U / 1 00 
C5 /. CCA-0 . 1 U/-1 00 
/ . C C A - 0 .1U / 1 00
CC A - 0 . 1 U / 1 0 0  C17 / . C C A - 0 .1U / 1 00
C 1 6 / . C C A - 0 .1U / 1 00
I
Figure B2: Schematic diagram of the bit blaster download connector and the
decoupling capacitors.
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connect 2 leading to the DRAM header board.
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Figure B6: Schematic diagram of the 1 Mbit 20 pin DIP DRAM header board.
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Figure B7: Schematic diagram of 4 Mbit 20 pin ZIG-ZAG DRAM header board.
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Figure B8: Schematic diagram of 4 Mbit 26 pin (20 used) SOJ DRAM header board.
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Figure B9: Schematic diagram of 16 Mbit 26 pin SOJ DRAM header board.
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Figure B 10: PCB design of DRAM controller board. This is the actual design 
constructed and used in my project.
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Figure B 11: PCB design o f 1 M bit 20 pin DIP DRAM  header board.
Figure B13: PCB design of 4 Mbit 20 pin ZIG-ZAG DRAM header board.
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Figure B14: PCB design o f 4 M bit 26 pin (20 used) SOJ D R A M  header board.
